Boots – shoes – and leggings
Patent
1994-01-04
1996-11-12
Lim, Krisna
Boots, shoes, and leggings
3642613, G06F 938
Patent
active
055748716
ABSTRACT:
A Branch Target Buffer Circuit in a computer processor that predicts branch instructions with a stream of computer instructions is disclosed. The Branch Target Buffer Circuit uses a Branch Target Buffer Cache that stores branch information about previously executed branch instructions. The branch information stored in the Branch Target Buffer Cache is addressed by the last byte of each branch instruction. When an Instruction Fetch Unit in the computer processor fetches a block of instructions it sends the Branch Target Buffer Circuit an instruction pointer. Based on the instruction pointer, the Branch Target Buffer Circuit looks in the Branch Target Buffer Cache to see if any of the instructions in the block being fetched is a branch instruction. When the Branch Target Buffer Circuit finds an upcoming branch instruction in the Branch Target Buffer Cache, the Branch Target Buffer Circuit informs an Instruction Fetch Unit about the upcoming branch instruction.
REFERENCES:
patent: 4679141 (1987-07-01), Pomerene et al.
patent: 4860197 (1989-08-01), Langendorf et al.
patent: 5142634 (1992-08-01), Fite et al.
patent: 5210831 (1993-05-01), Emma et al.
patent: 5265213 (1993-11-01), Weiser et al.
patent: 5266130 (1993-06-01), Favor et al.
patent: 5283873 (1994-02-01), Steely, Jr. et al.
patent: 5414822 (1995-05-01), Saito et al.
Patents Act 1977 Search Report under Section 17, The Patent Office, dated Mar. 16, 1995.
IEEE Micro, Published Jun., 1991, pp. 10-13, and 63-73, Authors: Val Propescu, et al., Entitled: The Metaflow Architecture.
Proceedings from The 19th Annual International Symposium on Computer Architecture, published 1992 by Association for Computing Machinery, New York, pp. 124-134, Entitled: Alternative Implementations of Two-Level Adaptive Branch Prediction, Authors: Tse-Yu and Yale N. Patt.
Publication: Computer, published Jan. 1984, pp. 6-22, Entitled: Branch Prediction Strategies and Branch Target Buffer Design, Authors: Johnny K. F. Lee, Hewlett-Packard and Alan Jay Smith, University of California, Berkeley.
Published by the Association for Computing Machinery, 1992, pp. 76-84, Entitled: Improving the Accuracy of Dynamic Branch Prediction Using Branch Correlation, Authors: Shien-Tai Pan and Kimming So, IBM Corp., and Joseph T. Rahmeh, University of Texas, Austin.
Published by the Association for Computing Machinery, 1991, pp. 51-61, Entitled: Two-Level Adaptive Training Branch Prediction, Authors: Tse-Yu Yeh and Yale N. Patt, University of Michigan.
Published by Prentice Hall, 1991, pp. 57-85, 261-273, Entitled: Superscalar Microprocessor Design, Author: Mike Johnson, Advanced Micro Devices.
D'Sa Reynold V.
Fetterman Michael A.
Gupta Ashwani K.
Hinton Glenn J.
Hoyt Bradley D.
Intel Corporation
Lim Krisna
LandOfFree
Method and apparatus for implementing a set-associative branch t does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for implementing a set-associative branch t, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for implementing a set-associative branch t will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-571041