Boots – shoes – and leggings
Patent
1995-01-23
1998-12-29
Bowler, Alyssa H.
Boots, shoes, and leggings
395709, 395500, 364488, 364DIG1, G06F 945
Patent
active
058549269
ABSTRACT:
A method and apparatus is disclosed for detecting edge-sensitive behavior from HDL descriptions of a circuit and inferring a hardware implementation of that behavior as a generalized edge-triggered D-type flip-flop with asynchronous set and clear inputs. The invention detects the edge-sensitive behavior from directed acyclic graphs (DAGS) that represent the individual signal nets of the circuit as affected by each process defined in the HDL description of the circuit. The invention then modifies each DAG to infer the asychronous control expressions and the data input expression necessary to control generalized flip-flop to emulate the behavior of the net represented by the DAG. The invention then creates a symbolic hardware implementation of the net's behavior using the D-type flip-flop and any combinational logic necessary to produced the inferred control signals. The symbolic hardware implementations for each net can then be optimized using well-known techniques, and a netlist generated therefrom for purposes of creating masks for manufacturing the circuit. The invention can be easily implemented within known symbolic simulator routines already capable of synthesizing level-sensitive behavior using combinational logic.
REFERENCES:
patent: 5530843 (1996-06-01), Koyama
patent: 5581781 (1996-12-01), Gregory
R. K. Brayton, et al., "MIS: A Multiple-Level Logic Optimization System," IEEE Trans. on Computer-Aided Design, vol. CAD-6, No. 6, pp. 1062-1081, Nov. 1987.
K. A. Bartlett, et al., "Multilevel Logic Minimization Using Implicit Don't Cares," IEEE Trans. on Computer-Aided Design, vol. 7, No. 6, pp. 723-740, Jun. 1988.
J. A. Darringer, et al., "Logic Synthesis Through Local Transformations," IBM J. Res. Develop., vol. 25, No. 4, pp. 272-280, Jul. 1981.
S. Devadas, et al., "Boolean Decomposition in Multi-Level Logic Optimization," Proceedings of the IEEE International Conference on Computer-Aided Design, pp. 290-293, 1988.
K. Keutzer, "DRAGON: Technology Binding and Local Optimization by DAG Matching," Proceedings of the 24th ACM/IEEE Design Automation Conference, pp. 341-347, 1987.
H. Savoj, et al., "Fast Two-Level Logic Minimizers for Multi-Level Logic Synthesis," Proceedings of the IEEE International Conference on Computer-Aided Design, Digest of Technical Papers, pp. 544-547, 1989.
ASIC Synthesizer for Verilog Design, Compass Design Automation, Version V8R4.0, Nov. 1992.
M. A. Breuer, Design Automation of Digital Systems, vol. one, Theory and Techniques, Prentice-Hall, Inc., 1972.
R. K. Brayton, Logic Minimization Algorithms for VLSI Synthesis, Kluwer Academic Publishers, 1984.
Kingsley Christopher H.
Sharma Balmukund K.
Bowler Alyssa H.
Follangbee John
VLSI Technology Inc.
LandOfFree
Method and apparatus for identifying flip-flops in HDL descripti does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for identifying flip-flops in HDL descripti, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for identifying flip-flops in HDL descripti will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1430099