Pulse or digital communications – Synchronizers – Synchronizing the sampling time of digital data
Reexamination Certificate
2006-03-28
2006-03-28
Ghayour, Mohammed (Department: 2631)
Pulse or digital communications
Synchronizers
Synchronizing the sampling time of digital data
C375S354000, C375S360000, C375S261000
Reexamination Certificate
active
07020227
ABSTRACT:
A clock data recovery (CDR) circuit that can be used for recovering data from a high-speed serial transmission using components that operate at a fraction of the data speed. The CDR consists of a phase detector, an averaging circuit and a phase interpolator. The phase detector samples each data bit at its midpoint and at its transitional region and then compares the two samples to determine whether the sampling clock, which is generated by a phase interpolator, is leading or lagging the data stream. The averaging circuit filters out the high frequency jitters in the phase detector output and then passes the filtered signals on to the phase interpolator for phase selection. The phase interpolator uses the filtered signals from the averaging circuit as a guide in the selection of an output clock phase that minimizes the phase difference between the output clock and the incoming data.
REFERENCES:
patent: 5506875 (1996-04-01), Nuckolls et al.
patent: 5511100 (1996-04-01), Lundberg et al.
patent: 5844436 (1998-12-01), Altmann
patent: 5898744 (1999-04-01), Kimbrow et al.
patent: 5953386 (1999-09-01), Anderson
patent: 6002279 (1999-12-01), Evans et al.
patent: 6041090 (2000-03-01), Chen
patent: 6052034 (2000-04-01), Wang et al.
patent: 6058151 (2000-05-01), Huang
patent: 6075416 (2000-06-01), Dalmia
patent: 6075825 (2000-06-01), Mizuhara
patent: 6122336 (2000-09-01), Anderson
patent: 6166572 (2000-12-01), Yamaoka
patent: 6222419 (2001-04-01), Yoshida
patent: 6259755 (2001-07-01), O'Sullivan et al.
patent: 6285261 (2001-09-01), Pax et al.
patent: 6317005 (2001-11-01), Morel et al.
patent: 6795510 (2004-09-01), Edde
patent: 6901126 (2005-05-01), Gu
Carlson, A. Bruce and Gisser, David G., “Electrical Engineering”, Addison-Wesley, 1981, p. 564.
L. Lin et al., “A 1.4GHz Differential Low-Noise CMOS Frequency Synthesizer Using a Wideband PLL Architecture”, IEEE 2000, ISSCC 2000/ Session 12, TP 12.5, 1 page.
Cheng Yu-Chi
Shyu Jyn-Bang
Wang David Y.
Acard Technology Corporation
Ghayour Mohammed
Schneck Thomas
Schneck & Schneck
Ziskind Anna
LandOfFree
Method and apparatus for high-speed clock data recovery... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for high-speed clock data recovery..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for high-speed clock data recovery... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3572923