Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2007-10-16
2007-10-16
Mai, Tan V. (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
C708S404000
Reexamination Certificate
active
10226735
ABSTRACT:
The invention includes apparatus and methods for high-speed calculation of non-linear functions based upon a shifted adder and a offset generator. Various implementations may preferably include a input preprocessor and/or an output post processor. The invention includes a family of core cells built from instances of these calculators providing an upward, functionally compatible, extension to a family of Application Specific Integrated Circuit (ASIC) core cells. All of these core cells consistently provide the ability to perform high speed DSP tasks including Fast Fourier Transforms (FFTs), Finite Impulse Response (FIR) filters and Infinite Impulse Response (IIR) filters. The core cells built from the calculators can concurrently perform many non-linear function calculations. The core cells can switch between tasks every clock cycle.
REFERENCES:
patent: 4078250 (1978-03-01), Windsor et al.
patent: 4117538 (1978-09-01), Shrader et al.
patent: 4747067 (1988-05-01), Jagodnik et al.
patent: 6055556 (2000-04-01), Barak et al.
patent: WO92/01981 (1992-02-01), None
patent: WO93/20502 (1993-10-01), None
patent: WO94/14245 (1994-06-01), None
patent: WO95/33308 (1995-12-01), None
patent: WO96/24094 (1996-08-01), None
patent: WO96/24096 (1996-08-01), None
patent: WO96/24097 (1996-08-01), None
patent: WO96/26478 (1996-08-01), None
patent: WO99/09466 (1999-02-01), None
Albert Liddicoat, et al, “High-Performance Floating Point Divide”, 8 pages.
Richard Maenner, “A Fast Integer Binary Logarithm of Large Arguments”, IEEE, Dec. 1987, 0272-1732, pp. 41-45.
Olli Vanio & Yrjo Neuvo, “Logarithmic Arithmetic in FIR Filters”, IEEE, 1986, 0098-4094/86/0800-0826, 2 pages.
David Lewis, “114 MFLOPS Logarithmic Number System Arithmetic Unit for DSP Applications”, ISSCC 95, WP5.5, 3 pages.
Mark Arnold, et al, “A Single-multiplier quadratic interpolator for LNS Arithmetic”, 6 pages.
Reto Zimmermann, “Lecture Notes on Computer Arithmetic: Principles, Architectures, and VLSI Design”, Mar. 16, 1999, Integrated Systems Laboratory, 26 pages.
Altera, “HammerCores by Altera: Logarithm Function”, Apr. 2000, 3 pages.
Altera, “HammerCores by Altera: Cordic Functions CDPP and CDPS”, Jan. 2000, 8 pages.
Altera, “HammerCores by Altera: Arctan Function”, Jan. 2000, 2 pages.
Hossam Fahmy, et al, “Improving the Effectiveness of Floating Point Arithmetic”, 2001, 5 pages.
David Russinoff, “A Mechanically checked proof of correctness of the AMD K5 Floating Point square root microcode”, Sep. 29, 1997, 50 pages.
Dean Batten, et al, “A Newe approach to DSP Intrinsic Functions”, 10 pages.
Dean Batten, et al, “Interactions between optimizations and a new type of DSP intrinsic function”, 6 pages.
Jean-Michel Muller, et. al., “Semi-Logarithmic Number Systems”, IEEE Transactions on Computers, vol. 47, No. 2, Feb. 1998, pp. 145-151.
Milos Ercegovac, et al, “Reciprication, Square Rott, Inverse Square Root, & some elementary functions using small multipliers”, IEEE Transaction on Computers, vol. 49, No. 7, Jul. 2000, pp. 628-637.
Milos Ercegovac, et al, “Improving Goldschmidt Division, Square Root, and Square Root Reciprocal” IEEE Transactions on Computers, vol. 49 No. 7, Jul. 2000, pp. 759-763.
E. Savas, et al, “The montgonery modular inverse-revisited”, IEEE Transactions on Computers, vol. 49 No. 7, Jul. 2000, pp. 763-766.
James Stine, et al, “A combined interval and floating point divider”, 5 pages.
Albert Liddicoat, et al, “Pipeline-able Division Unit”, Stanford Technical Report CSL-TR-00-809, Sep. 2000, 38 pages.
Albert Austin Liddicoat, “High Performance Arithmetic for Division and the Elementary Functions”, PhD Dissertation, Feb. 2002, 157 pp.
Javier Hornigo, et al, “A Hardware Algorithm for Varaible-Precision Logarithm”, pp. 10 pages.
Robert McIlhenny, et al, “On the implementation of a three-operand muiltiplier”, 5 pages.
Vincent Lefevre, et al, Toward Corretly Rounded Transcendentals. IEEE Transactions on Computers, vol. 47 No. 11, Nov. 1998, pp. 1235-1243.
Kent Wires, et al, “Efficient second order approximations for reciprocals and square roots”, 9 pages.
Guillaume Hanrot, et al, “Some notes for a proposal for elementary function implementation in floating-point arithmetic”, Jun. 8, 2001, 9 pages.
Milos Ercegovac, et al, “Improving Goldschmidt division, square root and square root reciprocal”, RR-3763, Sep. 1999, INRIA, ISSN 0249-6399, 23 pages.
Laurent Imbert, et al, “Radix-10 BKM Algorithm for Computing Transcendentals on Pocket Computers” Sep. 1999, RR-3754, ISSN 0249-6399, 15 pages.
Vincent Lefevre, et al, “Worst case for correct rounding of the elementary functions in double precision”, RR-4044, Nov. 2000, INRIA, ISSN 0249-6399, 22 pages.
David Defour, et al, “Correctly Rounded Exponential Function in Double Precision Arithmetic”, RR-4231, Jul. 2001, ISSN 0249-6399, 33 pages.
Jean-Michel Muller, “Partially rounded small-order approximations for accurate, hardware-oriented, table based methods”, Oct. 2002, RR-4593, INRIA, ISSN 0249-6399, 20 pages.
Michael Schulte, et al, “High-speed inverse square roots”, 8 pages.
Michel Schulte, et al, “Approximating elementary functions with symmetric bipartite tables”, IEEE Transactions on Computers, vol. 48 No. 8, Aug. 1999, pp. 842-847.
Stuart Oberman, et al, “Implementing Division and Other floating-point operations: A system prespective”, 7 pages.
Eric Schwarz, et al, “Using a floating-point multiplier's internals for high-radix division and square root”, Jan. 1993, Stanford Technical Repot CSL-TR-93-554, 53 pages.
David Harris, et al, “SRT division architectures and implementations”, 8 pages.
James Stine, et al, “The symmetric table addition method for accurate function approximation”, 1999, Journal of VLSI Signal Processing, pp. 1-12.
Fred Taylor, et al, “A 20 Bit Logairhmic Number System Processor”, IEEE Transactions on Computers, vol. 37, No. 2, Feb. 1988, pp. 190-200.
Vitit Kantbutra, “On hardware for computing exponential and trigonometric functions”, IEEE Transactions on Computers, vol. 45, No. 3, Mar. 1996, pp. 328-339.
Thanos Stouraitis, et al, “Floating-point to logarithmic encoder error analysis”, IEEE transactions on computers, vol. 37, No. 7, Jul. 1988, pp. 858-863.
Michael Schulte, et al, “Hardware designs for exactly rounded elementary functions” IEEE Transactions on Computers, vol. 43, No. 8, Aug. 1994, pp. 964-973.
Mark Arnold, et al, “Applying Features of IEEE 754 to Sign/Logarithm Arithmetic”, IEEE Transactions on Computers, vol. 41, No. 8, Aug. 1992, pp. 1040-1050.
Mark Arnold, et al, “Redundant Logarithmic Arithmetic”, IEEE Transactions on Computers, vol. 39, No. 8, Aug. 1990, pp. 1077-1086.
Naofumi Takagi, “Powering by a table look-up and a multiplication with operand modification”, IEEE Transactions on Computers, vol. 47, No. 11, Nov. 1998, pp. 1216-1222.
Demetrios Kostopoulos, “An algorithm for the computation of binary logarithms”, IEEE Transactions on Computers, vol. 40, No. 11, Nov. 1991, pp. 1267-1270.
Eric Scharz, et al, “Hardware starting approximation method and its application to the square root operation”, IEEE Transactions on computers, vol. 45, No. 12, Dec. 1996, pp. 1356-1369.
Javier Hormigo, et al, “A Hardware algorithm for variable-precision division”, 8 pages.
Mark Arnold, “Design of a faithful LNS Interpolator”, 10 pages.
Jennings, III Earle Willis
Landers George
Jennings Earle
Mai Tan V.
QSigma, Inc.
LandOfFree
Method and apparatus for high speed calculation of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for high speed calculation of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for high speed calculation of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3845911