Computer graphics processing and selective visual display system – Computer graphics processing – Three-dimension
Reexamination Certificate
2011-07-12
2011-07-12
Wu, Xiao M (Department: 2628)
Computer graphics processing and selective visual display system
Computer graphics processing
Three-dimension
C345S421000, C345S426000, C345S501000, C345S597000, C345S598000
Reexamination Certificate
active
07978194
ABSTRACT:
A method and apparatus for hierarchical Z buffering stenciling includes comparing an input tile Z value range with a hierarchical Z value range and a stencil code. The method and apparatus also updates the hierarchical Z value range and stencil code in response the comparison and determines whether to render a plurality of pixels within the input tile based on the comparison of the input tile Z value range with the hierarchical Z value range and stencil code. In determining whether to render the tile, a stencil test and a hierarchical Z value test is performed. If one of the test fails, the tile is killed as it is determined that the pixels are not visible in the graphical output. If the stencil test passes and the hierarchical Z test passes, the pixels within the tile are rendered, as it is determined that the pixels may be visible.
REFERENCES:
patent: 5579455 (1996-11-01), Greene et al.
patent: 5949428 (1999-09-01), Toelle et al.
patent: 5977980 (1999-11-01), Aleksicy
patent: 6169553 (2001-01-01), Fuller et al.
patent: 6188394 (2001-02-01), Morein et al.
patent: 6195737 (2001-02-01), Hollister et al.
patent: 6226003 (2001-05-01), Akeley
patent: 6384822 (2002-05-01), Bilodeau et al.
patent: 6407741 (2002-06-01), Morein et al.
patent: 6457034 (2002-09-01), Morein et al.
patent: 6492991 (2002-12-01), Morein et al.
patent: 6525726 (2003-02-01), Xie Feng et al.
patent: 6636212 (2003-10-01), Zhu
patent: 6646639 (2003-11-01), Greene et al.
patent: 6707462 (2004-03-01), Peercy et al.
patent: 6812927 (2004-11-01), Cutler et al.
patent: 6894689 (2005-05-01), Greene et al.
patent: 6999087 (2006-02-01), Lavelle et al.
patent: 7023437 (2006-04-01), Voorhies et al.
patent: 7030878 (2006-04-01), Xu et al.
patent: 7068272 (2006-06-01), Voorhies et al.
patent: 7170513 (2007-01-01), Voorhies et al.
patent: 7184040 (2007-02-01), Tzvetkov
patent: 7248261 (2007-07-01), Hakura
patent: 7301537 (2007-11-01), Strom et al.
patent: 7528839 (2009-05-01), Cunniff et al.
patent: 2003/0038819 (2003-02-01), Lewis
patent: 2003/0043148 (2003-03-01), Mei et al.
patent: 2003/0151606 (2003-08-01), Morein et al.
patent: 2004/0119709 (2004-06-01), Strom et al.
patent: 2004/0169651 (2004-09-01), Everitt et al.
patent: 2005/0134588 (2005-06-01), Aila et al.
patent: 2006/0033735 (2006-02-01), Seiler et al.
patent: 2006/0114261 (2006-06-01), Morphet
Foley et al. Computer Graphics: Principles and Practice. Addison-Wesley Pub. Co., Inc. pp. 870-871, § 18.3.8. 1997.
Everitt et al. Practical and Robust Stenciled Shadow Volumes for Hardware-Accelerated Rendering. NVIDIA Corporation. 2002.
Schrocker. Visibility Culling for Game Applications. Thesis. Institute of Computer Vision and Graphics. 2001.
Aila et al. A Hierarchical Shadow Volume Algorithm. Proceedings of the ACM SIGGRAPH/EUROGRAPHICS Conference on Graphics Hardware. 2004.
International Search Report for International Application No. PCT/US2005/006744; European Patent Office; dated Jun. 21, 2005.
Per-Fragment Operations and the Framebuffer; pp. 141-148; Version 1.2.1; Apr. 1, 1999.
Greene, Ned; Hierarchical Polygon Tiling with Coverage Masks; Computer Graphics Proceedings; Aug. 4, 1996; pp. 65-74.
Chen, Cheng-Hsien et al.; Two-Level Hierarchical Z-Buffer for 3D Graphics Hardware; National Chiao Tung University; 2002; pp. 253-256; Taiwan, ROC.
Blythe, David; Programming with OpenGL: Advanced Rendering, section 14: Using the Stencil Buffer; from www.opengl.org; Jun. 9, 2005.
Mitchell, Jason L., “Applications of Explicit Early-Z Culling,” SIGGRAPH 2004-Real-Time Shading Course, pp. 14-1 thru 14-9.
The OpenGL Programming Guide: The Official Guide to Learning OpenGL, Release 1.1. 2nd ed., New York: Addison-Wesley Longman, Limited, 1997.
Morein Stephen L.
Seiler Larry D.
ATI Technologies ULC
Ma Tize
Vedder Price P.C.
Wu Xiao M
LandOfFree
Method and apparatus for hierarchical Z buffering and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for hierarchical Z buffering and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for hierarchical Z buffering and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2626515