Method and apparatus for handling interprocessor calls in a mult

Details Method and apparatus for handling interprocessor calls in a mult Method and apparatus for handling interprocessor calls in a mult

1982-08-26

1985-09-03

Zache, Raulfe B.

Boots, shoes, and leggings

G06F 1516

Patent

active

045396370

ABSTRACT:
A multiprocessor arrangement in which the individual program functions of a program process are executed on different processors. Data shared by different program functions is stored in shared memory and the programs are stored in local memory of the individual processors. One processor calls for the execution of a program function by another processor by causing the program address and a pointer to the program function context to be loaded into a work queue of the called processor. Input/output modules are treated as processors. Facilities are provided for the transfer of blocks of data over the interconnection bus system. Virtual address are translated to physical addresses in one facility common to all processors.

REFERENCES:
patent: 3408628 (1968-10-01), Brass et al.
patent: 3643227 (1972-02-01), Smith et al.
patent: 3761881 (1973-09-01), Anderson et al.
patent: 3786427 (1974-01-01), Schmidt et al.
patent: 3902164 (1975-08-01), Kelley et al.
patent: 4042912 (1977-08-01), Bachman et al.
patent: 4096568 (1978-06-01), Bennett et al.
patent: 4145738 (1979-03-01), Inoue et al.
patent: 4170039 (1979-10-01), Beacom et al.
patent: 4228496 (1980-10-01), Katzman et al.
patent: 4333144 (1982-06-01), Whiteside et al.
patent: 4338663 (1982-06-01), Strecker et al.
patent: 4404628 (1983-09-01), Angelo
patent: 4412286 (1983-10-01), O'Dowd et al.
patent: 4414624 (1983-11-01), Summer, Jr. et al.
A. H. Doblmaier and S. M. Neville, "The No. 1 ESS Signal Processor", Bell Laboratories Record, Jan. 1969, pp. 120-124.
J. C. Ewin and P. K. Giloth, "System Organization and Objectives", The Bell System Technical Journal, vol. 49, Dec. 1970, No. 10, pp. 2733-2752.
R. N. Ibbett et al., "The MU5 Name Store", The Computer Journal, v. 20, No. 3, pp. 227-231, Aug. 1977.
M. Satyanarayanan et al., "Design Trade-Offs in VAX-11 Translation Buffer Organization, Computer (IEEE Computer Society), v. 14, No. 12, pp. 103-111, Dec. 1981.
R. J. Swan et al., "CM*-A Modular Multi-Microprocessor", AFIPS Conference Proceedings, National Computer Conference, V. 46, pp. 637-644, Jun. 1977.
A. K. Jones, et al., Experience Using Multiprocessor Systems-A Status Report", Computing Surveys, V. 12, No. 2, Jun. 1980.
E. I. Organick, Computer System Organization, (New York, Academic Press, 1973), pp. 9-62.
S. E. Madnick, Operating Systems, (New York, McGraw-Hill Book Company, 1974), pp. 105-208.
Denelcor, Inc., Heterogeneous Element Processor Principles of Operation, Publication 9000001, pp. 1-1 to 4-16, Feb. 1981.
D. S. Lake et al., "Loosely Coupled Multiprocess Model Applied to a Line Switching Architecture", IBM Technical Disclosure Bulletin, vol. 22, No. 5, Oct. 1979, pp. 1918-1923.
R. C. Lorie et al., "Multiprocessor System for Executing Concurrent Sequential Processes with Shared Variables", IBM Technical Disclosure Bulletin, vol. 24, No. 2, Jul. 1981, pp. 1019-1020.
Richard J. Swan et al., "The Implementation of the CM* Multi-Microprocessor", A.F.I.P.S. Joint Computer Conference Proceeding, vol. 46, 1977, pp. 645-655.

Affiliated with

Also associated with

Rating

Method and apparatus for handling interprocessor calls in a mult does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for handling interprocessor calls in a mult, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for handling interprocessor calls in a mult will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-616992