Patent
1995-04-21
1997-09-02
Harvey, Jack B.
395287, 395842, 395856, G06F 1300
Patent
active
056641974
ABSTRACT:
A computer system that implements a direct memory access (DMA) request passing protocol. The computer system may comprise a Peripheral Component Interconnect (PCI) bus that includes an electrical interface as specified by a PCI Local Bus standard. The PCI bus is coupled to at least one DMA agent and a DMA controller. The DMA agent issues DMA requests to the DMA controller using the electrical interface of the PCI bus. According to one embodiment, a system I/O controller receives the DMA requests and passes them on to the DMA controller, which arbitrates the DMA requests and passes back a grant to the system I/O controller. The system I/O controller uses the electrical interface of the PCI bus to pass the grant to the DMA agent. The same DMA request passing protocol may be implemented in any bus having an electrical interface that specifies a unique request signal line for each bus agent of the bus.
REFERENCES:
patent: 4648029 (1987-03-01), Cooper et al.
patent: 4901234 (1990-02-01), Heath et al.
patent: 5450551 (1995-09-01), Amini et al.
patent: 5475854 (1995-12-01), Thomsen et al.
Cheng Jim S.
Cho Sung-Soo
Cohen Debra T.
Horigan John W.
Kardach James P.
Harvey Jack B.
Intel Corporation
Lefkowitz Sumati
LandOfFree
Method and apparatus for handling bus master channel and direct does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for handling bus master channel and direct , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for handling bus master channel and direct will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-316986