Method and apparatus for generating timing phase error signals i

Details Method and apparatus for generating timing phase error signals i Method and apparatus for generating timing phase error signals i

1978-12-04

1980-11-18

Safourek, Benedict V.

Pulse or digital communications

Repeaters

Testing

375120, H03D 318, H04L 2722, H04L 2540

Patent

active

042349575

ABSTRACT:
A circuit arrangement for combining a measure of the single phase error for a received data signal in a PSK demodulator with a measure of the direction of rotation of the receive data signal phasor between adjacent sample times for producing a timing phase error signal for controlling the phase of a local clock timing signal in the demodulator. In a demodulator producing a digital word defining differences between the phases of decoded phasors at adjacent sample times, a binary bit D.sub.k of the digital word may define the direction of rotation of the received signal phasor between the adjacent sample times. Sample values of the signal phase error signal in the demodulator are quantized into single binary bits E.sub.k indicating the sense of the signal phase error at sample times. In one circuit arrangement, binary bits E.sub.k and D.sub.k are combined in an exclusive-OR gate for producing a binary timing phase error bit M.sub.k. In a demodulator where phase differences are consecutively numbered clockwise in straight binary, the output of the exclusive-OR gate is inverted for producing binary timing phase error bits M.sub.k. In another circuit arrangement, binary bits A.sub.k and B.sub.k indicating the sense of the in-phase and quadrature-phase signal components for decoded phasors at a number of sample times are logically combined with signal phase error bits E.sub.k for producing binary timing phase error bits M.sub.k at sample times.

REFERENCES:
patent: 3544717 (1970-01-01), Smith
patent: 3633108 (1972-01-01), Kneuer
patent: 3806815 (1974-04-01), Fletcher
patent: 4011407 (1977-03-01), DiSanti et al.
patent: 4079329 (1978-03-01), England et al.
patent: 4091331 (1978-05-01), Kaser et al.
Carrier & Clock Recovery from Transversal Equalizer Tap Settings for Partial Response Systems by J. Steel and B. M. Smith, IEEE Transactions on Communications, Sep., 1975, pp. 976-979.
High Performance MOS/LSI Modems by Earl D. Gibson, Conference Record, 1972, IEEE International Conference on Communications, Session 29, pp. 29-18 to 29-23.
The Design of Nonlinear Phase-Tracking Loops by Simulation by G. Scholimeier and N. Schatz, IEEE Transactions on Communications, Feb., 1975, pp. 296-299.
Timing Recovery in Synch Digital Receivers, Muller and Muller, pp. 516-530, May 1978, IEEE Transactions on Communications.
Performance Monitoring of a Digital Radio by PE Detection Hogge, Collins, Rockwell International, Dallas Texas.
A Timing Phase Correction Technique for PSK Demodulators, Tracey & Bradley, GTE Lenkert, 1105 County Road, San Carlos, Calif.

Affiliated with

Also associated with

Rating

Method and apparatus for generating timing phase error signals i does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for generating timing phase error signals i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for generating timing phase error signals i will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-601022