Method and apparatus for generating pseudorandom numbers or for

Details Method and apparatus for generating pseudorandom numbers or for Method and apparatus for generating pseudorandom numbers or for

1993-08-09

1995-05-16

Cosimano, Edward R.

Excavating

364579, 364580, 364717, 371 224, 371 225, 371 27, G06F 1127

Patent

active

054167833

ABSTRACT:
A method and apparatus for generating pseudo-random numbers or for performing data compression in a data processor (12). In one form, the present invention generates pseudo-random numbers which are used to provide scan input data bits during built-in-self-test (BIST) scan testing. The present invention then performs data compression on the scan output data received back from the circuits under test (73-75). In one embodiment, the BIST scan testing of data processor (12) is performed in a special "background self-test mode". Central processing unit (CPU) 20 is used to generate the pseudo-random numbers and to perform the data compression. CPU 20 also functions as a standard CPU when in a normal operating mode.

REFERENCES:
patent: 3790768 (1974-02-01), Chevalier et al.
patent: 3811038 (1974-05-01), Reddaway
patent: 3838259 (1974-09-01), Kortenhaus
patent: 3961169 (1976-06-01), Bishop et al.
patent: 4047008 (1977-09-01), Perkins
patent: 4142239 (1979-02-01), Proto
patent: 4161041 (1979-07-01), Butler et al.
patent: 4189716 (1980-02-01), Krambeck
patent: 4493046 (1985-01-01), Watanabe
patent: 4503537 (1985-03-01), McAnney
patent: 4513418 (1985-04-01), Bardell, Jr. et al.
patent: 4607176 (1986-08-01), Burrows et al.
patent: 4630192 (1986-12-01), Wassell et al.
patent: 4667301 (1987-05-01), Chiu et al.
patent: 4718065 (1988-01-01), Boyle et al.
patent: 4771429 (1988-09-01), Davis et al.
patent: 4780840 (1988-10-01), Van Den Ende
patent: 4870346 (1989-09-01), Mydill et al.
patent: 4890252 (1989-12-01), Wang
patent: 4897838 (1990-01-01), Tateishi
patent: 4905176 (1990-02-01), Schulz
patent: 5084874 (1992-01-01), Whetsel, Jr.
patent: 5258936 (1993-11-01), Gallup et al.
patent: 5301199 (1994-04-01), Ikenaga et al.
patent: 5325367 (1994-06-01), Dekker et al.
patent: 5329471 (1994-07-01), Swoboda et al.
patent: 5341096 (1994-08-01), Yamamura
patent: 5369648 (1994-11-01), Nelson
Sybille Hellebrand, et al. "Generation of Vector Patterns Through Reseeding of Multiple-Polynomial Linear Feedback Shift Registers," International Test Conf. 1992, IEEE, pp. 120-129.
M. Morris Mano, "Computer System Architecture," 1976, Section 7: Central Processor Organization, pp. 232-243.
Frank F. Tsui; LSI/VLSI Testability Design; 1987; Chapter 7, pp. 169-212; Appendix C, pp. 55914 584.
Intel .RTM., "Intel486.TM. SL Microprocessor SuperSet System Design Guide," Nov. 1992, pp. 15-1 through 15-13.
Motorola, Inc., "CPU Central Processor Unit Reference Manual," 1989, Section 7: Development Support, pp. 7-1 through 7-35.

Affiliated with

Also associated with

Rating

Method and apparatus for generating pseudorandom numbers or for does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for generating pseudorandom numbers or for , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for generating pseudorandom numbers or for will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-643846