Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Clock or pulse waveform generating
Reexamination Certificate
2006-08-01
2006-08-01
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Clock or pulse waveform generating
C327S250000, C327S256000
Reexamination Certificate
active
07084689
ABSTRACT:
A complementary digital signal generator circuit and method receives a periodic digital signal, such as a square wave, as an input and generates at the output complementary versions of the digital signal delayed by matching increments of delay with minimum skew at GHz frequencies. The digital signal is processed by inverters and interpolators which may be readily matched in size and functional characteristics by close proximity placement on integrated circuits. An inverted and first delayed version of the original digital signal is applied to both inputs of a first interpolator, to generate at the output of the interpolator the complement of the digital signal as delayed by the first delayed and the delay introduced by the interpolator. The inverted and first delayed digital signal is inverted and second delayed by a second matching inverter and applied as one input to a second interpolator. The second input of the second interpolator is the original digital signal. The output of the second interpolator is the digital signal delayed by a corresponding combination of the first delay and the delay introduced by the second interpolator. When the first and second interpolators are matched, in the manner of the first and second inverters, the two interpolator outputs provide the digital signal and its complement with substantially no skew and matching increments of delay.
REFERENCES:
patent: 4987324 (1991-01-01), Wong et al.
patent: 5047659 (1991-09-01), Ullrich
patent: 5130568 (1992-07-01), Miller et al.
patent: 5568081 (1996-10-01), Lui et al.
patent: 5596296 (1997-01-01), Asazawa
patent: 6384658 (2002-05-01), Jex
patent: 6466074 (2002-10-01), Vakil et al.
patent: 6677792 (2004-01-01), Kwak
patent: 6822500 (2004-11-01), Warnock et al.
A Portable Digital DLL for High-Speed CMOS Interface Circuits, IEEE Journal of Solid-State Circuits, vol. 34, No. 5, May 1999, pp. 632-644, Garlepp et al.
A 50% Duty-Cycle Correction Circuit for PLL Output, 2002 IEEE, pp. IV-21 to IV-24, Torun Ogawa et al.
A 300-MHz CMOS Voltage-Controlled Ring Oscillator, 1990 IEEE, pp. 312-315.
Carballo Juan-antonio
Gebara Fadi Hikmat
Callahan Timothy P.
International Business Machines - Corporation
Luu An T.
Salys Casimer K.
LandOfFree
Method and apparatus for generating non-skewed complementary... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for generating non-skewed complementary..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for generating non-skewed complementary... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3674378