Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2007-06-26
2007-06-26
Paladini, Albert W. (Department: 2125)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
Reexamination Certificate
active
10699076
ABSTRACT:
A system for tracing a simulation design involves an encoded assertion asserting a value of a node of the simulation design at a point in a simulation, a fanin cone detection facility configured to obtain a fanin cone for the encoded assertion, a waveform trace facility configured to obtain waveform data including a history of signal values for the node, and a simulation toolkit configured to obtain node data using the fanin cone and the waveform data.
REFERENCES:
patent: 5297057 (1994-03-01), Kramer et al.
patent: 6154719 (2000-11-01), Saitoh et al.
patent: 6457162 (2002-09-01), Stanion
patent: 6763505 (2004-07-01), Baumgartner et al.
patent: 6877053 (2005-04-01), Lahiri et al.
patent: 7086023 (2006-08-01), Visweswariah
Lam William K.
Nouri Nasser
Osha & Liang LLP
Paladini Albert W.
Sun Microsystems Inc.
LandOfFree
Method and apparatus for generating minimal node data and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for generating minimal node data and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for generating minimal node data and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3853540