Method and apparatus for generating a zero bit status flag in a

Details Method and apparatus for generating a zero bit status flag in a Method and apparatus for generating a zero bit status flag in a

1995-03-03

1997-06-10

Ngo, Chuong D.

Boots, shoes, and leggings

36471503, 364749, G06F 700, G06F 738

Patent

active

056383126

ABSTRACT:
A method and apparatus for generating a zero flag (z-flag) status signal in a microprocessor includes a z-flag signal generator that generates a z-flag signal from unaligned data simultaneous to the load alignment of such data. The z-flag generator first performs a zero detect on each byte of data retrieved from memory. The zero detect results are next decoded according to bit selection signals generated from a data format code which corresponds to the specific format of the retrieved data.

REFERENCES:
patent: 4323981 (1982-04-01), Nakamura
patent: 5469377 (1995-11-01), Amano

Affiliated with

Also associated with

Rating

Method and apparatus for generating a zero bit status flag in a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for generating a zero bit status flag in a , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for generating a zero bit status flag in a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-770402