Patent
1996-10-21
1998-02-10
Butler, Dennis M.
395559, 395750, G06F 104
Patent
active
057179077
ABSTRACT:
A reset pulse generating circuit is disclosed for generating reset pulses that are used for placing digital systems such as microprocessors into a known state upon power-up and when power fluctuations occur. The reset pulse generating circuit includes a memory circuitry and a counter circuitry, and is designed to work in conjunction with a threshold detector circuitry that monitors the level of the power supply voltage and provides a binary output indicating whether the power supply voltage is above or below a threshold value. The memory circuitry includes four series-connected D-type flip flops, the first two of which are resetable in response to fluctuations in the supply voltage and asynchronous to the system clock. The asynchronous reset inputs of the latter flip flops are for coupling to the output of the threshold detector circuitry. The output of the memory circuitry is used to control the counter circuitry. In turn, the counter circuitry provides the reset pulse.
REFERENCES:
patent: 4464584 (1984-08-01), Hentzachel et al.
patent: 4551841 (1985-11-01), Fujita et al.
patent: 4788661 (1988-11-01), Morita
patent: 5019996 (1991-05-01), Lee
patent: 5454114 (1995-09-01), Yach et al.
Joseph D. Greenfield, "Practical Digital Design Using Ics", 1983, pp. 165-168 and 186-188.
Green Scott Alan
Kuddes David W.
Alcatel Network Systems, Inc.
Butler Dennis M.
LandOfFree
Method and apparatus for generating a reset pulse responsive to does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for generating a reset pulse responsive to , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for generating a reset pulse responsive to will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2086488