Boots – shoes – and leggings
Patent
1996-06-17
1999-04-06
Teska, Kevin J.
Boots, shoes, and leggings
364489, 364490, G06F 1750, G06F 1700
Patent
active
058926828
ABSTRACT:
Data processing system (800) and process (100) produce a hierarchical interconnection description of an integrated circuit design from a plurality of functional modules and a desired hierarchy. After an integrated circuit description is received (102), an interconnection structure is created (104) for each hierarchical level and functional module within the integrated circuit description. Based upon the desired hierarchy, a hierarchical tree is generated. Based upon the hierarchical tree, the interconnection structures are filled (106) with relevant interconnection and pin information to define interconnections among functional modules and hierarchical levels. After each interconnection structure is filled, a complete hierarchical interconnection description of the integrated circuit design has been completed. Finally, the hierarchical interconnection description is output (108). The present invention also includes generating a higher functional level description of an integrated circuit from a lower functional level description (300). Further included is a technique for generating integrated circuits based upon the present invention.
REFERENCES:
patent: 5218551 (1993-06-01), Aggrawal et al.
patent: 5301318 (1994-04-01), Mittal
patent: 5555201 (1996-09-01), Dangelo et al.
Choi et al "Extracting and Restructuring the Design of Large Systems," IEEE, pp. 66-71, Jan. 1990.
Gupta et al "M1: A Small Computer System Synthesis Tool," IEEE, pp. 230-236, May 1990.
Karam et al "Design and Analysis of a Class of Hierarchical Interconnection Networks," IEEE, pp. 369-373, Oct. 1990.
Asser N. Tantawi "Performance of Hierarchically Interconnected Muliprocessor," IEEE, pp. 352-359, Jun. 1990.
Wei et al. "Efficient Hierarchical Interconnection for Multiprocessor Systems," IEEE, pp. 709-717, Nov. 1992.
Kumar et al "Extended Hypercube: A Hierarchical Interconnection Network of Hypercubes," IEEE, pp. 45-57, Jan. 1992.
Hall Chris
Hasley Lloyd
Motorola Inc.
Siek Vuthe
Teska Kevin J.
Witek Keith E.
LandOfFree
Method and apparatus for generating a hierarchical interconnecti does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for generating a hierarchical interconnecti, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for generating a hierarchical interconnecti will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1376834