Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2000-04-26
2003-03-18
Malzahn, David H. (Department: 2124)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
06535901
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
This invention relates generally to digital signal processing and more particularly to a fast multiple accumulation for use in digital signal processing.
BACKGROUND OF THE INVENTION
As is known, high-speed digital signal processing architectures require high speed, high throughput, multiply accumulation hardware. This is especially true for broad band communication systems where high-speed digital filters with wide dynamic range must be efficiently implemented. Typically, current multiple accumulation hardware represents a trade-off between computation latency, chip area complexity and throughput. Such multiply accumulation designs have four main elements: partial product generator, partial product reduction, carry propagation addition, and an accumulator (e.g., an adder). The partial product generator is operably coupled to receive a first and second multiplicand and produce a plurality of partial products. The partial product reduction circuit receives the plurality of partial products and reduces them into first and second reduced partial products. A carry propagation adder receives the first and second reduced partial products and produces therefrom a first resultant. The first resultant is accumulated with a previous resultant via the accumulator to produce an accumulated result. The accumulated result is stored in a register and is accumulated with a subsequent result from the carry propagation adder.
To improve the performance capabilities of a multiply accumulator, an array multiplier may used to produce the partial product and sum the partial product simultaneously. Such an architecture provides the advantages of efficiency in integrated circuit lay out and ease of pipelining by using registers at optimal points in the array multiplier. As is known, pipelining provides a high through put multiple accumulate circuit but at the expense of area and pipeline start-up delays.
The partial product reduction circuit may be implemented as a Dadda or Wallace reduction area tree module, which receives the plurality of partial products and the current multiply accumulate resultant. From these inputs, the partial tree reduction circuit produces two output operands, which are summed by an adder and stored in an output register. As such, by feeding back the accumulated output into the reduction tree circuit, the multiple accumulate function occurs within the reduction circuit. This allows for a single cycle multiple accumulate to occur. While this implementation allows for a multiply accumulate resultant to be produced in a single clock cycle, the overall speed of the multiply accumulator is limited by the speed of the partial product generation circuit and the carry propagate adder. As such, the larger the multiple accumulate function, the slower the operating cycle needs to be for the multiple accumulate circuit.
Therefore, a need exists for a method and apparatus for a fast multiply accumulation circuit that is not limited by the speed of the partial product reduction circuit as in existing multiply accumulators.
REFERENCES:
patent: 5751619 (1998-05-01), Agarwal et al.
patent: 6434587 (2002-08-01), Liao et al.
patent: 6460064 (2002-10-01), Lee
patent: 2002/0116433 (2002-08-01), Awaka et al.
Computer Arithmetic, 2000, pp. 125-140, 172-189, 203-204.
A Suggestion for a Fast Multiplier, C.S. Wallace, IEEE Transactions Electronic Computers, vol. EC-13, 1964, pp. 14-17.
Malzahn David H.
Markison Timothy W.
Sigmatel, Inc.
LandOfFree
Method and apparatus for generating a fast multiply accumulator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for generating a fast multiply accumulator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for generating a fast multiply accumulator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3074192