Coating processes – Electrical product produced – Integrated circuit – printed circuit – or circuit board
Reexamination Certificate
2006-06-06
2010-11-09
Cleveland, Michael (Department: 1792)
Coating processes
Electrical product produced
Integrated circuit, printed circuit, or circuit board
Reexamination Certificate
active
07829135
ABSTRACT:
In the process of forming, on a substrate, a multi-layered circuit pattern with layers each having a portion made of the same material throughout the different layers in the direction in which the different layers are stacked, the position of nozzles with respect to the substrate when at least one of the layers is formed is shifted from that when the other layers are formed.
REFERENCES:
patent: 5438167 (1995-08-01), McClanahan
patent: 6503831 (2003-01-01), Speakman
patent: 6660332 (2003-12-01), Kawase
patent: 2003/0227509 (2003-12-01), Usuda
patent: 2004/0000429 (2004-01-01), Furusawa et al.
patent: 09-018116 (1997-01-01), None
patent: 11-163499 (1999-06-01), None
patent: 2002-221616 (2002-08-01), None
patent: 2004-105948 (2004-04-01), None
patent: 2004-320003 (2004-11-01), None
Furukawa Masao
Kamiya Seiichi
Mori Takashi
Tsuruoka Yuji
Yamaguchi Nobuhito
Canon Kabushiki Kaisha
Canon U.S.A. Inc. IP Division
Cleveland Michael
Eslami Tabassom Tadayyon
LandOfFree
Method and apparatus for forming multi-layered circuit pattern does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for forming multi-layered circuit pattern, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for forming multi-layered circuit pattern will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4218111