Method and apparatus for forming an integrated circuit including

Details Method and apparatus for forming an integrated circuit including Method and apparatus for forming an integrated circuit including

1994-05-17

1996-07-30

Teska, Kevin J.

Boots, shoes, and leggings

364490, 364488, G06F 1750

Patent

active

055418503

ABSTRACT:
A set of circuit specifications including an internal memory structure is developed and then described in a hardware description language that is entered into a computer system. The circuit description is then synthesized on the computer to form a netlist to specify the circuit. From this netlist, an integrated circuit is produced on a semiconductor die, which is then packaged for use. A method for synthesizing a netlist from a hardware description including an internal memory structure includes converting the hardware description into an internal signal list, which contains an indication of the presence of an internal memory structure in the described circuit. For each memory structure indicated, synthesis is performed using a memory cell library, and compatibility between the hardware description for the circuit and the internal memory structure specified is determined. When compatibility is found, the internal memory structure is instantiated into the netlist for the circuit. A central processing unit (CPU) is connected to a keyboard used to input a hardware description of a circuit. Further included is a hardware description processor implemented on the CPU that creates mask generation data for use with a mask generator to form an integrated circuit. An internal memory structure as described in the hardware description of the circuit is thereby included in the circuit.

REFERENCES:
patent: 4896272 (1990-01-01), Kurosawa
patent: 5239465 (1993-08-01), Hattori et al.
patent: 5299137 (1994-03-01), Kingsley
patent: 5345393 (1994-09-01), Ueda
patent: 5396435 (1995-03-01), Ginetti
patent: 5426591 (1995-06-01), Ginetti et al.
patent: 5452227 (1995-09-01), Kelsey et al.
"Large Memory Embedded ASIC's", by T. Iizuka et al., IEEE, Computer Design-ICCD '88, 1988 International Conference, pp. 292-295.
"Embedded Memory: A Key to High Performance System VLSIs", by Tetsuya Iizuka, IEEE, VLSI Circuits, 1990 Symposium, Feb. 1990, pp. 1-4.
"A Sub-Micron CMOS Embedded SRAM Compiler", by J. Tou, J. Duh, P. Gee and R. Eesley, IEEE, Custom Integrated Circuits Conference, 1991, pp. 22.3.1-22.3.4.
"Delay Testing and Failure Analysis of ECL Logic with Embedded Memories", by K. Welch et al., IEEE, VLSI Test Symposium, 1991, pp. 254-259.
"A Cell-Based Datapath Synthesizer for ASICs", by A. Ginetti et al., IEEE, ASIC Conference and Exhibit, 1993, pp. 416-419.
"Time Molding of Datapath Layout for Synthesis", by B. Sharma et al., IEEE, Verilog HDL, 1994 Conference, pp. 80-84.
Keutzer, Kurt, "DAGON: Technology Binding and Local Optimization by DAG Matching," 24th ACM/IEEE Design Automation Conference, ACM 1987, pp. 341-359.
Mossaddeq Mahmood et al., "A Datapath Synthesizer for High-Performance ASICs," IEEE 1992 Custom Integrated Circuits Conference, pp. 5.1.1-5.1.4.
Nikil D. Dutt et al. "Bridging High-Level Synthesis to RTL Technology Libraries," 28th ACM/IEEE Automation Conference, ACM 1991, pp. 526-529.
Taewhan Kim et al., "Utilization of Multiport Memories in Data Path Synthesis," 30th ACM/IEEE Design Automation Conference, ACM 1993, pp. 298-302.
Kramer et al, "Assignment of Global Memory Elements for Multi-Process VHDL Specification," IEEE 1992, pp. 496-501.
Christos Papachristou et al., "An Approach for Redesigning in Data Path Synthesis," 30th ACM/IEEE Design Automation Conference, ACM 1993, pp. 419-423.
Douglas M. Grant et al., "Memory, Control and Communications Synthesis for Scheduled Algorimths," 27th ACM/IEEE Design Automation Conference, IEEE 1990, pp. 162-167.
R. Brayton et al., "Multiple-Level Logic Optimization System" IEEE 1986, pp. 356-359.

Affiliated with

Also associated with

Rating

Method and apparatus for forming an integrated circuit including does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for forming an integrated circuit including, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for forming an integrated circuit including will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1665353