Boots – shoes – and leggings
Patent
1994-12-02
1996-10-01
Envall, Jr., Roy N.
Boots, shoes, and leggings
364745, 364748, G06F 700, G06F 1500, G06F 738
Patent
active
055616151
ABSTRACT:
A floating point binary number that is to be converted to a fixed point representation, or a fixed point number to be reduced in precision, is originally located in a source register. A conversion mechanism connects the source register to a destination register. After the conversion the least significant bit of the fixed point representation may deliberately retain an indication of the existence of less significant non-zero bits that were truncated. When such retention is desired it is accomplished by forcing that least significant bit to be a one if the fractional portion of the converted number is zero and there were such truncated non-zero bits of lesser significance. To do this the direction and amount of mantissa shift needed during conversion are inspected to reveal which bit positions in the original floating point number are going to be truncated. An array of two-input AND gates has one AND gate per possible truncated bit. A mask is generated by a lookup table according to the number of bits to be truncated. The mask supplies a logic 1 to one input of each such corresponding gate; the other input of each gate is driven by the bit to be truncated. If any such bit to be truncated is a one, then the output of the corresponding gate will be true. The outputs of all these AND gates or OR'ed together and the result stored in a latch; a SET latch then indicates the impending truncation of at least one 1. After the conversion the fractional portion of the destination register is checked to see if it is all zeros. If it is, and if the latch is also SET, then the least significant bit of the fractional portion of the destination register is forced to be understood as a 1 when the register is read.
REFERENCES:
patent: 4631696 (1986-12-01), Sakamoto
patent: 5161117 (1992-11-01), Waggener, Jr.
patent: 5197024 (1993-03-01), Pickett
patent: 5365465 (1994-11-01), Larson
Koss Louise A.
Kuo Dong-Ying
Envall Jr. Roy N.
Hewlett--Packard Company
Miller Edward L.
Moise Emmanuel L.
LandOfFree
Method and apparatus for floating point to fixed point conversio does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for floating point to fixed point conversio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for floating point to fixed point conversio will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1507182