Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2007-05-08
2007-05-08
Whitmore, Stacy A (Department: 2825)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
C712S221000, C712S210000
Reexamination Certificate
active
09783875
ABSTRACT:
A method and apparatus are described for converting a number from a floating point format to an integer format or from an integer format to a floating point format responsive to a control signal of a control signal format.Numbers are stored in the floating point format in a register of a first set of architectural registers in a packed format. One or more numbers in the floating point format are converted to the integer format and placed in a register of a second set of architectural registers in a packed format. Conversion from integer format to floating point format is performed in a similar manner.A floating point arithmetic apparatus is described that provides for converting a plurality of numbers between integer formats and a floating point formats, further providing for conversion operations that require a greater data path width than floating-point arithmetic operations.
REFERENCES:
patent: 3872442 (1975-03-01), Boles et al.
patent: 4949291 (1990-08-01), Saini
patent: 5157388 (1992-10-01), Kohn
patent: 5257215 (1993-10-01), Poon
patent: 5303174 (1994-04-01), Okamoto
patent: 5404469 (1995-04-01), Chung et al.
patent: 5528741 (1996-06-01), Lucas
patent: 5627773 (1997-05-01), Wolrich et al.
patent: 5673093 (1997-09-01), Brody
patent: 5673407 (1997-09-01), Poland et al.
patent: 5696709 (1997-12-01), Smith, Sr.
patent: 5721855 (1998-02-01), Hinton et al.
patent: 5729724 (1998-03-01), Sharangpani et al.
patent: 5740093 (1998-04-01), Sharangpani
patent: 5761103 (1998-06-01), Oakland et al.
patent: 5764548 (1998-06-01), Keith et al.
patent: 5768170 (1998-06-01), Smith
patent: 5802219 (1998-09-01), Farkas et al.
patent: 5805486 (1998-09-01), Sharangpani
patent: 5848284 (1998-12-01), Sharangpani
patent: 5852726 (1998-12-01), Lin
patent: 5874969 (1999-02-01), Storm et al.
patent: 5933160 (1999-08-01), Kabir et al.
patent: 5968116 (1999-10-01), Day, II et al.
patent: 5978901 (1999-11-01), Luedtke et al.
patent: 5995122 (1999-11-01), Hsieh et al.
patent: 6058465 (2000-05-01), Nguyen
patent: 6061782 (2000-05-01), Elliott et al.
patent: WO99/23548 (1999-05-01), None
IPEA/US, International Preliminary Examination Report for International Application No. PCT/US99/09156, 5 pages, May 30, 2000.
Sun Microsystems; “Visual Instruction Set (VIS.TM.) User's Guide”; Ver. 1.1, Mar. 1997; pp. 11-12.
Advanced Micro Devices (AMD); “AMD-3D.TM. Technology Manual”; Feb., 1998; pp. 19, 20.
MIPS Technologies, Inc.; “MIPS Extension for Digital Media with 3D”; Dec. 3, 1996, pp. 1-26.
Bistry, et al.; “The Complete Guide to MMX.TM. Technology”; 1997: Chapter 1—pp.2-22.
Bistry, et al.; “The Complete Guide to MMX.TM. Technology”; 1997; chapter 2—pp.24-34.
Bistry, et al.; “The Complete Guide to MMX.TM. Technology”; 1997; Chapter 4—pp.54-65.
Bistry, et al.; “The Complete Guide to MMX.TM. Technology”; 1997; Chapter 5—pp. 68-110.
Bistry, et al.; “The Complete Guide to MMX.TM. Technology”; 1997; Appendix B—pp. 257-268.
Tom Shanley; “Pentium.RTM.Pro and Pentium.RTM.II System Architecture”; 1998; Chapter 18—pp. 379-406.
Tom Shanley; “Pentium.RTM. Pro and Pentium .RTM.II System Architecture”; 1998; Chapter 26—pp. 507-520.
Rohan Coelho, et al.; “Direct X.RTM., RDX, RSX, and MMX.TM. Technology a Jumpstart Guide to High Performance APls”; 1998; Chapter 18—pp. 277-286.
Rohan Coelho, et al.; “Direct X.RTM., RDX, RSX, and MMX.TM. Technology a Jumpstart Guide to High Performance APls”; 1998, Chapter 19—pp. 289-308.
Rohan Coelho, et al.; “Direct X.RTM., RDX, RSX, and MMX.TM. Technology a Jumpstart Guide to High Performance APls”; 1998; Chapter 20—PP. 311-330.
Rohan Coelho, et al.; “Direct X.RTM., RDX, RSX, and MMX.TM. Technology a Jumpstart Guide to High Performance APls”; 1998; Chapter 22—pp. 349-371.
Alpha Architecture Hanboodk Version 3, Oct. 1996, pp. 4-79 to 4-116.
“Mechanism to clamp and pack lit floating-point colors”, IBM Technical Disclosure Bulletin, Mar. 1997, v40, n3, pp. 163-164.
“Hyperspeed product benchmarks—X860/XP860”, Apr. 3, 1996, at www5.electriciti.com/hyperspd/i860bnch.html.
AMD-K6 Processor Data Sheet, Mar. 1998, Advanced Micro Devices, Inc. pp. 21-38.
“MIPS V Instruction Set,” Oct. 1996, Rev. 1.0; pp. B-1, B-2, B-18.
“MIPS Digital Media Extension”; Oct. 1996, Rev. 1.0 pp. C-1, C-2.
Darley, M. et al., “The TMS390C602A Floating-Point Coprocessor for Sparc Systems”, IEEE MICRO, Jun. 1990, pp. 36-47.
Gilliam, K. et al, “Design and Architecture for a Multi-Mode Pipelined, Floating-Point Adder”, Proceedings of the IEEE, 1991, pp. 73-76.
Abdallah Mohammad
Huang, legal representative Chien-Yu
Huff Thomas R.
Modali Prasad
Pentkovski Vladimir
Intel Corporation
Mennemeier Lawrence M.
Whitmore Stacy A
LandOfFree
Method and apparatus for floating point operations and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for floating point operations and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for floating point operations and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3797287