Method and apparatus for five bit predecoding variable length in

Details Method and apparatus for five bit predecoding variable length in Method and apparatus for five bit predecoding variable length in

1997-06-11

1999-04-27

Pan, Daniel H.

395389, 39580023, G06F 9345, G06F 9318, G06F 940

Patent

active

058988513

ABSTRACT:
A superscalar microprocessor is provided that includes a predecode unit configured to predecode variable byte-length instructions prior to their storage within an instruction cache. The predecode unit is configured to generate a plurality of predecode bits for each instruction byte. The plurality of predecode bits associated with each instruction byte include an end bit and two ROP bits. The ROP bits indicate a number of microinstructions required to implement the instruction. The plurality of predecode bits are collectively referred to as a predecode tag. An instruction alignment unit then uses the predecode tags to identify microinstructions. The instruction alignment unit dispatches the microinstructions simultaneously to a plurality of decode units which form fixed issue positions within the superscalar microprocessor. Because the instruction alignment unit identifies microinstructions, the multiplexing of instructions from the instruction alignment unit to the decoders is simplified. Accordingly, relatively fast multiplexing may be attained, and high performance may be accommodated.

REFERENCES:
patent: 3585605 (1971-06-01), Gardner et al.
patent: 5689672 (1997-11-01), Witt et al.
patent: 5742791 (1998-04-01), Mahalingaiah et al.
patent: 5751981 (1998-05-01), Witt et al.

Affiliated with

Also associated with

Rating

Method and apparatus for five bit predecoding variable length in does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for five bit predecoding variable length in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for five bit predecoding variable length in will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-692142