Coded data generation or conversion – Analog to or from digital conversion – Differential encoder and/or decoder
Reexamination Certificate
2006-12-15
2008-08-19
Nguyen, Linh V (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Differential encoder and/or decoder
C341S155000, C341S118000, C341S120000
Reexamination Certificate
active
07414557
ABSTRACT:
A method and apparatus taught herein provide a digital-to-analog converter (DAC) for use in a conversion feedback path of a sigma-delta type analog-to-digital converter (ADC). The DAC uses current pulse shaping to generate a conversion feedback signal in each feedback cycle of the ADC that provides a consistent charge transfer for accurate digital conversion and has a controlled current pulse shape. In one or more embodiments, the DAC includes a capacitor circuit for charge storage and transfer and a (series) resistive circuit having variable resistance for current pulse shape control. In at least one embodiment, current pulse control limits a peak current of the conversion feedback signal, thereby reducing DC power consumption and gain-bandwidth (GBW) and slew rate requirements of the ADC's integration amplifier, and limiting residual (ending) current in each feedback cycle, which yields commensurate gains in (feedback cycle) clock jitter insensitivity.
REFERENCES:
patent: 5140325 (1992-08-01), Yu et al.
patent: 5745060 (1998-04-01), McCartney et al.
patent: 5805093 (1998-09-01), Heikkila et al.
patent: 5907299 (1999-05-01), Green et al.
patent: 5982315 (1999-11-01), Bazarjani et al.
patent: 5986598 (1999-11-01), Mittel
patent: 6177897 (2001-01-01), Williams, III
patent: 6184812 (2001-02-01), Younis et al.
patent: 6445321 (2002-09-01), Huang
patent: 6466143 (2002-10-01), Eshaghi et al.
patent: 6693572 (2004-02-01), Oliaei et al.
patent: 6697001 (2004-02-01), Oliaei et al.
patent: 6734816 (2004-05-01), Morimoto et al.
patent: 7042377 (2006-05-01), Oliaei
patent: 7230555 (2007-06-01), Dolazza et al.
patent: 7242336 (2007-07-01), Jensen
patent: 2001/0009403 (2001-07-01), Huang
patent: 2002/0105449 (2002-08-01), Schreier et al.
patent: 2005/0206543 (2005-09-01), Draxelmayr
patent: 2006/0055580 (2006-03-01), Ortmanns et al.
patent: 2006/0109156 (2006-05-01), Colbeck et al.
patent: 2006/0244643 (2006-11-01), Da Fonte Dias
patent: 2007/0139241 (2007-06-01), Hales et al.
patent: 01538752 (2005-06-01), None
patent: 5037385 (1993-02-01), None
patent: 2002-071621 (2002-09-01), None
patent: 2003/052939 (2003-06-01), None
patent: 2006/067382 (2006-06-01), None
Beilleau, N. et al. “Using Finite Impulse Response Feedback DACs to Design Sigma-Delta Modulators Based on LC Filters.” 48th Midwest Symposium on Circuits and Systems, 2005. Aug. 7-10, 2005, pp. 696-699.
Candy, J. et al. “A Per-Channel A/D Converter Having 15-Segment u-255 Companding.” IEEE Transactions on Communications, vol. Com-24, No. 1, Jan. 1976, pp. 33-42.
Chen, Jess. “An Introduction to the PLL Library.” http://www.cadence.com/whitepapers/pllapp—note.pdf.
Gothenberg, A. et al. “Low Oversampling Ratio Sigma-Delta Noise Shaper Architecture for Wideband Radio Applications.”
Gothenberg, A. et al. “Nonlinear Quantization in Low Oversampling Ratio Sigma-Delta Noise Shapers for RF Applications.” Analog Integrated Circuits and Signal Processing, vol. 30 , pp. 193-206, 2002.
Gray, R. “Quantization Noise in Delta-Sigma A/D Converters.” Chapter 2 in Delta-Sigma Data Converters. Wiley, John & Sons, Inc. Oct. 1996, ISBN: 0780310454.
Latiri, A. et al. “Design of Continuous-Time Sigma-Delta Modulators with Sine-Shaped Feedback DACs.” IEEE International Symposium on Circuits and Systems, 2005. May 23-26, 2005, vol. 4, pp. 3672-3675.
Li, B. et al. “A Second Order Sigma Delta Modulator Using Semi-Uniform Quantizer with 81 dB Dynamic Range at 32x OSR.” Proceedings of the 28th European Solid-State Circuits Conference, 2002. Sep. 24-26, 2002, pp. 579-582.
Li, B. et al. “Sigma Delta Modulators Using Semi-Uniform Quantizers.” The 2001 International Symposium on Circuits and Systems. May 6-9, 2001, pp. 456-459.
Luckjiff, Glen et al. “Hexagonal Sigma Delta Modulators in Power Electronics.” IEEE Transactions on Power Electronics, Sep. 2005, vol. 20, No. 5, pp. 1075-1083.
Luschas, S. et al. “High-Speed Sigma Delta Modulators with Reduced Timing Jitter Sensitivity.” IEEE Transactions on Circuits and Systems—II: Analog and Digital Signal Processing, vol. 49, No. 11, Nov. 2002, pp. 712-720.
Oliaei, O. “Sigma-Delta Modulator with Spectrally Shaped Feedback.” IEEE Transactions on Circuits and Systems—II: Analog and Digital Signal Processing, vol. 50, No. 9, Sep. 2003, pp. 518-530.
Ortmanns, M. et al. “Compensation of Finite Gain-Bandwidth Induced Errors in Continuous-Time Sigma-Delta Modulators.” IEEE Transactions on Circuits and Systems—I: Regular Papers, vol. 51, No. 6, Jun. 2004, pp. 1088-1099.
Ortmanns, M. et al. “Clock Jitter Insensitive Continuous-Time Sigma Delta Modulators.” The 8th IEEE International Conference on Electronics, Circuits and Systems, 2001. Sep. 2-5, 2001, vol. 2, pp. 1049-1052.
Ortmanns, M. et al. “Implementation of a 1.5V Low-Power Clock-Jitter Insensitive Continuous-Time Sigma Delta Modulator.” IEEE International Symposium on Circuits and Systems, 2002. May 26-29, 2002, vol. 2, pp. II-652-II-655.
Ortmanns, M. et al. “A Continuous-Time Sigma Delta Modulator with Reduced Sensitivity to Clock Jitter Through SCR Feedback.” IEEE Transactions on Circuity and Systems—I: Regular Papers, vol. 52, No. 5, May 2005, pp. 875-884.
Ortmanns, M. et al. “Fundamental Limits of Jitter Insensitivity in Discrete and Continuous-Time Sigma Delta Modulators.” Proceedings of the 2003 International Symposium on Circuits and Systems. May 25-28, 2003, vol. 1, pp. I-1037-I-1040.
Pavan, S. et al. “Widely Programmable High-Frequency Continuous-Time Filters in Digital CMOS Technology.” IEEE Journal of Solid-State Circuits, vol. 35, No. 4, Apr. 2000, pp. 503-511.
Putter, B. “Sigma Delta with Finite Impulse Response Feedback DAC.” 2004 IEEE International Solid-State Circuits Conference. Feb. 15-19, 2004, vol. 1, pp. 76-77.
Shamsi, H. et al. “A New Method for Elimination of the Clock Jitter Effects in Continuous Time Delta-Sigma Modulators.” IEICE Trans. Fundamentals, vol. E88-A, No. 10, Oct. 2005, pp. 2570-2578.
Shamsi, H. et al. “Analysis of the Clock Jitter Effects in a Time Invariant Model of Continuous Time Delta Sigma Modulators.” IEICE Trans. Fundamentals, vol. E89-A, No. 2, Feb. 2006, pp. 399-407.
Shamsi, H. et al. “A Simplified Illustration of Arbitrary DAC Waveform Effects in Continuous Time Delta-Sigma Modulators.” IEICE Trans. Fundamentals, vol. E-88-A, No. 12, Dec. 2005, pp. 3577-3579.
Van Veldhoven, R. “A Triple-Mode Continuous-Time Sigma Delta Modulator with Switched-Capacitor Feedback DAC for a GSM-EDGE/CDMA2000/UMTS Receiver.” IEEE Journal of Solid-State Circuits, vol. 38, No. 12, Dec. 2003, pp. 2069-2076.
Wiemer, I. et al. “Linear and Nonlinear Decoding for the First-Order Sigma-Delta Modulator.” http://www.iee.et.tu-dresden.de/iee/ge/sfb/E1/pub/2003/wiemer4.pdf.
Zhang, Z. et al. “Multibit Oversampled Sigma-Delta A/D Convertor with Nonuniform Quantisation.” Electronics Letters, Mar. 14, 1991, vol. 27, No. 6, pp. 528-529.
Andersson Martin
Sundstrom Lars
Coats & Bennett P.L.L.C.
Nguyen Linh V
Telefonaktiebolaget LM Ericsson (publ)
LandOfFree
Method and apparatus for feedback signal generation in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for feedback signal generation in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for feedback signal generation in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4018326