Boots – shoes – and leggings
Patent
1990-04-12
1993-06-08
Dixon, Joseph L.
Boots, shoes, and leggings
36424341, 36424612, 364DIG1, G06F 1200, G06F 1216
Patent
active
052186873
ABSTRACT:
A method and apparatus for fast memory access in a computer system employing a high-speed associative memory for storing extracts that each include an address and an associated information component. Each extract is associated with a presence indicator and a reference indicator, their respective states being changed when an extract is used. According to the method of the invention, the state of each reference indicator can be changed only if the number of extracts present is at least equal to a threshold value. The invention also relates to apparatus for implementing the method. The invention can be applied to cache memories and to translations of virtual addresses to real addresses.
REFERENCES:
patent: 3829840 (1984-08-01), Burk et al.
patent: 4008460 (1977-02-01), Bryant et al.
patent: 4181937 (1980-01-01), Hattori et al.
patent: 4453230 (1984-06-01), Mizoguchi et al.
patent: 4489378 (1984-12-01), Dixon et al.
patent: 4490782 (1984-12-01), Dixon et al.
patent: 4507729 (1985-03-01), Takahashi et al.
patent: 4571674 (1986-02-01), Hartung
patent: 4607331 (1986-08-01), Goodrich, Jr. et al.
patent: 4680700 (1987-07-01), Hester et al.
patent: 4731739 (1988-03-01), Woffinden et al.
patent: 4774659 (1988-09-01), Smith et al.
patent: 4843542 (1989-06-01), Dashiell et al.
patent: 4914582 (1990-04-01), Bryg et al.
patent: 5008813 (1991-04-01), Crane et al.
patent: 5043885 (1991-08-01), Robinson
"Minicomputer Blasts Through 4 Million Instructions a Second", W.P. Ward, Electronics International, vol. 55, No. 1, pp. 155-159, Jan. 13, 1982, New York.
"Bringing Virtual Memory to Microsystems", J. Callahan, et al., Electronics International, vol. 54, No. 13, pp. 119-122, Jun. 30, 1981, New York.
"Reference and Change Bit Recording", R. L. Hoffman, et al., IBM Technical Disclosure Bulletin, vol. 23, No. 12, pp. 5516-5519, May 12, 1981, New York.
"Management Technique for Memory Hierarchies", C. M. May, IBM Technical Disclosure Bulletin, vol. 24, No. 1A, pp. 333-335, Jun. 1981, New York.
Ducousso Laurent
Vallet Philippe
Asta Frank J.
Bull S.A
Dixon Joseph L.
LandOfFree
Method and apparatus for fast memory access in a computer system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for fast memory access in a computer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for fast memory access in a computer system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1948229