Boots – shoes – and leggings
Patent
1990-04-10
1994-08-09
Shaw, Dale M.
Boots, shoes, and leggings
G06F 700, G06F 1500
Patent
active
053372662
ABSTRACT:
An apparatus is provided for logarithmic subtraction that is suitable for general purpose computing using the sign logarithm number system. In the sign logarithm number system, a sign bit is concatenated to a fixed point approximation of the logarithm of the absolute value of the real number being represented. Multiplication and division are easy and fast because the only steps required are to add or subtract the logarithms and exclusive OR the sign bits. In the prior art, logarithmic arithmetic has been restricted to limited precision applications (8-16 bits), such as digital filtering, because of the problem of accurate, high speed subtraction. The present invention provides a new circuit for subtracting two numbers represented in logarithmic form which makes design of arithmetic units for larger word sizes (32 bits) practical. The subtraction circuit approximates log.sub.b .vertline.1-b.sup.z .vertline., where z is the difference of the logarithms being subtracted. The value of z is shifted, and the high part of z is used as input to two ROMs. The output of the first ROM is added to the product of the second ROM and the low part of the shifted z value. In the case of z being close to zero, the low part of z is used as input to a third ROM, which provides a more accurate approximation of log.sub.b .vertline.1-b.sup.z .vertline..
REFERENCES:
patent: 3402285 (1968-09-01), Wang
patent: 3436533 (1969-04-01), Moore et al.
patent: 3631230 (1971-12-01), Chen
patent: 4290111 (1981-09-01), Dillon
patent: 4531124 (1985-07-01), Lassallette et al.
patent: 4583180 (1986-04-01), Kinetz
patent: 4682302 (1987-07-01), Williams
patent: 4720809 (1988-01-01), Taylor
patent: 4727508 (1988-02-01), Williams
patent: 4734875 (1988-03-01), Florence et al.
patent: 4737925 (1988-04-01), Williams
patent: 4852038 (1989-07-01), Wagner et al.
Barciss et al., "Basics of the CRD Computer", Northwestern Univ. ERDA Report C00-2280-25, Aug. 1977.
Henkel, "Improved Addition for Logarithmic Number Systems", IEEE Trans. on Acoustics, Speech, and Signal Processing, vol. ASSP-37, pp. 301-303, Feb. 1989.
Stouraitis, "Logarithmic Number System Theory Analysis and Design", Ph.D. Dissertation, Univ. of Fla., Gainesville, 1986.
Lang et al., "Integrated-Circuit Logarithmic Units", IEEE Trans. on Computers, vol. C-34, #5, pp. 475-483, May 1985.
Kingsberry et al., "Digital Filter Using Logarithmic Arithmetic", Electronics Letters, vol. 7, #2, pp. 56-58, Jan. 28, 1971.
Taylor et al., "A 20 Bit Logarithmic Number System Processor", IEEE Trans. on Computers, vol. 37, #2, pp. 190-199, Feb. 1988.
Barlow et al., "On Roundoff Error Distributions in Floating Point and Logarithmetic Arithmetic", Computing, vol. 34, pp. 325-347, 1985.
Taylor, "An Extended Precision Logarithmic Number System", IEEE Trans. on Acoustics, Speech and Signal Processing, vol. ASSP-31, #1, pp. 232-234, Feb. 1983.
Arnold, "Extending the Precision of the Sign Logarithmic Number System", M.S. Thesis, Univ. of Wyoming, Jul. 1982.
Arnold et al., "Extended Precision for Logarithmic Addition in DSP Applications", Proc. of 1988 IEEE International Conf. on Acoustics, Speech, and Signal Processing, Apr. 1988.
Andoyer, "Tables Fondamentales pour les Logarithmes d'Addition et de Soustraction", Bulletin Astronomique, vol. 2, No. 2, p. 8, 1922.
Arnold et al., "Redundant Logarithmic Number Systems", Proceedings of the Ninth Symposium on Computer Arithmetic, pp. 144-151, 1989.
Bechtolsheim et al., "The Implementation of Addition in Logarithmic Arithmetic", Computer Systems Laboratory, Stanford University, Mar. 1980.
Gundelfinger, "Zur Berechnung der Gausschen Logarithmen fur Kliene Werthe von B resp. zugehorige Werthe von A.", Journal fur die reine und angewandte Mathematik, Band 124, p. 90, 1902 (English language translation included).
Gundelfinger, Sechsstellige Gaussische und Siebenstellige Gemeine Logarithmen, Verlag Von Veit & Comp., 1902 (English language translation included).
Lewis et al., "Algorithm Design for a 30-bit Integrated Logarithmic Processor", Proceedings of the Ninth Symposium on Computer Arithmetic, pp. 192-199, 1989.
Nell, Zeitschrift fur Vermessungswesen, vol. 20, pp. 442-446, 1891 (English language translation included).
Sherman et al., "A Six-Place Table of the Einstein Functions", The Journal of Physical Chemistry, vol. 46, p. 644, 1942.
Hein William E.
Shaw Dale M.
LandOfFree
Method and apparatus for fast logarithmic addition and subtracti does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for fast logarithmic addition and subtracti, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for fast logarithmic addition and subtracti will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-221392