Method and apparatus for fast fill of translator instruction que

Details Method and apparatus for fast fill of translator instruction que Method and apparatus for fast fill of translator instruction que

1996-03-29

1997-04-08

Harrell, Robert B.

395250, 395465, 395800, G06F 930, G06F 938

Patent

active

056196679

ABSTRACT:
A fast fill method and apparatus for an instruction queue within a pipeline processor is provided. An instruction queue is placed between a translator and an instruction register within a pipeline processor to reduce holes or bubbles in the pipeline resulting from either the fetch stage or the translate/decode stage. The instruction queue is fast filled by the translator by providing multiple micro instructions from the translator, in parallel to either or both of the instruction queue and the instruction register. Queue store control logic is provided to manage sequencing of micro instructions between the translator, the instruction queue, and the instruction register.

REFERENCES:
patent: 4415969 (1983-11-01), Bayliss et al.
patent: 5070475 (1991-12-01), Normoyle et al.
patent: 5235686 (1993-08-01), Bosshart
patent: 5317701 (1994-05-01), Reininger et al.
patent: 5497496 (1996-03-01), Ando
patent: 5509130 (1996-04-01), Trauben et al.

Affiliated with

Also associated with

Rating

Method and apparatus for fast fill of translator instruction que does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for fast fill of translator instruction que, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for fast fill of translator instruction que will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2402763