Method and apparatus for facilitating fault tolerance in a...

Details Method and apparatus for facilitating fault tolerance in a... Method and apparatus for facilitating fault tolerance in a...

2005-05-10

2005-05-10

Nguyen, Lee (Department: 2682)

Telecommunications

Receiver or analog modulated signal frequency converter

Plural receivers

C455S008000, C455S280000, C455S281000, C455S282000

Reexamination Certificate

active

06892058

ABSTRACT:
N input signals are fed (702) to a first Fourier Transform Matrix (FTM) (208) to produce N intermediate signals. Each of the N intermediate signals is split (704) via a non-isolating splitter (300) to produce M split signals. At least one of the M split signals from each of the N intermediate signals is amplified (706) to produce at least N amplified signals. The at least N amplified signals are coupled (708) to N non-isolating combiners (300), each having at least M input ports, to produce N combiner output signals. The N combiner output signals are applied (710) to a second FTM (210) to produce N final output signals.

REFERENCES:
patent: 5742584 (1998-04-01), Meredith
patent: 5790517 (1998-08-01), Meredith
patent: 5834972 (1998-11-01), Schiemenz, Jr. et al.
patent: 6292677 (2001-09-01), Hagen
patent: 6381212 (2002-04-01), Larkin
Jeff Merrill; “4×4 Hybrid Matrix Power Amplifier”; Wireless Design & Development Oct. 1998.

Affiliated with

Also associated with

Rating

Method and apparatus for facilitating fault tolerance in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for facilitating fault tolerance in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for facilitating fault tolerance in a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3392224