Pulse or digital communications – Receivers
Reexamination Certificate
1998-10-07
2003-02-18
Corrielus, Jean (Department: 2631)
Pulse or digital communications
Receivers
C327S603000, C375S219000
Reexamination Certificate
active
06522701
ABSTRACT:
FIELD OF INVENTION
The invention relates to point-to-point signaling, such as that optimally used to communicate data at high-speeds between adjacent function units in a digital system. More particularly, the invention relates to full-duplex point-to-point signaling.
BACKGROUND
The need for high-performance communication between chip components of computer elements continues to increase data transmission frequencies. The recent rise of clock forwarding techniques has enabled the signaling of multiple data bits per clock period. This means that edge rates may regularly be several times the clock rate. The increase in fast data edges has also increased reflected noise. Consequently, the signal transmission characteristics of chip, module, and connector signal paths have become more critical. Interconnect signaling circuits must support signal integrity at frequencies comparable to the edge rates for the data being communicated and in the presence of significant reflected noise. What is needed is a data receiver for full-duplex point-to-point data transmission that exhibits good signal integrity while operating over very reflective transmission lines and in an environment with large on-chip ground and power-supply noise.
Prior-art data receiver designs have required the use of expensive analog differential amplifiers having large numbers of components, large size, high power, and with stringent Common Mode design requirements. Thus what is further needed is a data receiver with a fewer components, smaller size, lower power, and is easier to implement than designs requiring differential amplifiers.
SUMMARY
A data receiver for full-duplex point-to-point data transmission is described includes an integrating sampling capacitor, pass-gates having particular resistive characteristics, an auto-zero inverter, and a set of inverter stages for squaring the output of the inverter. These components are used to implement sampled-data methods and structures that integrate the channel signaling voltage and perform received data extraction from the full-duplex channel signal. The sampled-data receiver exhibits good signal integrity while operating over very reflective transmission lines and in an environment with large on-chip ground and power-supply noise. The sampled-data receiver also uses fewer components, is smaller, has lower power, and is easier to implement than continuous-time prior-art designs that require analog differential amplifiers with stringent Common Mode signal requirements.
REFERENCES:
patent: 4162371 (1979-07-01), Belforte
patent: RE30111 (1979-10-01), Blood, Jr.
patent: 4604740 (1986-08-01), Gandini et al.
patent: 4661801 (1987-04-01), Chen et al.
patent: 4698800 (1987-10-01), Cavaliere et al.
patent: 5216667 (1993-06-01), Chu et al.
patent: 5499269 (1996-03-01), Yoshino
patent: 5514983 (1996-05-01), Yoshino
patent: 5541535 (1996-07-01), Cao et al.
patent: 5568064 (1996-10-01), Beers et al.
patent: 5604450 (1997-02-01), Borkar et al.
patent: 5872471 (1999-02-01), Ishabashi et al.
patent: 6177899 (2001-01-01), Hsu
patent: 6366159 (2002-04-01), Taheri
Haycock, Matthew and Mooney, Randy; “A 2.5Gb/s Bidrectional Signaling Technology”, Hot Interconnects Symposium V, Aug. 1997, pp. 1-8.
Grebene, Alan B.; “Bipolar and MOS Analog Integrated Circuit Design”, John Wiley & Sons, 1984, pp. 852-865.
Yee, Yen S., et al.; “A 1 mV MOS Comparator”, IEEE J. Solid-State Circuits, vol. SC-13, pp. 294-298, Jun. 1978 (as reprinted in Analog MOS Integrated Circuits, IEEE Press, 1980, pp. 63-66).
Redfern, Thomas P., et al.; “A Monolithic Charge-Balancing Successive Approximation A/D Technique”, IEEE J. Solid-State Circuits, vol. SC-14, pp. 912-920, Dec. 1979 (as reprinted in Analog MOS Integrated Circuits, IEEE Press, 1980, pp. 143-150).
Ishibashi, Kenichi et al.; “SBTL(Simultaneous Bi-directional Transceiver Logic)for a 26.8 GB/s Crossbar Switch”, Hot Interconnects 6, Aug. 13-15, 1998, pp. 73-76.
Conexant Systems Inc.
Corrielus Jean
Hale Kelly H.
Kind Keith
LandOfFree
Method and apparatus for extracting received digital data... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for extracting received digital data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for extracting received digital data... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3131549