Boots – shoes – and leggings
Patent
1991-07-25
1995-04-04
Bowler, Alyssa H.
Boots, shoes, and leggings
36423222.232.91, 364DIG1, G06F 300
Patent
active
054045509
ABSTRACT:
A computer architecture has a plurality of processing cells interconnected to perform programming tasks. Each cell contains both memory and processing elements. Memory packets contain an instruction, a data element, and a pointer to another memory packet. Tasks are executed by following a linked list of memory packets. Transmission packets communicate instructions and register values along the linked list. A plurality of computer processes may be executed simultaneously.
REFERENCES:
patent: 3962706 (1976-06-01), Dennis et al.
patent: 4149240 (1979-04-01), Misunas et al.
patent: 4153932 (1979-05-01), Dennis et al.
patent: 4837676 (1989-06-01), Rosman
patent: 4893234 (1990-01-01), Davidson et al.
patent: 4972315 (1990-11-01), Yamasaki et al.
patent: 5021947 (1991-06-01), Campell et al.
patent: 5043880 (1991-08-01), Yoshida
patent: 5093919 (1992-03-01), Yoshida et al.
patent: 5117489 (1992-05-01), Komori et al.
patent: 5179685 (1993-01-01), Nojiri
Jain et al. "WSI Architecture for L-U Decomposition: A Radar Array Processor", IEEE Feb. 1990, pp. 102-108.
Ramaswamy "A Methodology for Wafer Scale Integration of Linear Pipelined", IEEE Feb. 1990, pp. 220-228.
Robert Whiting Horst, "Task Flow: A Novel Approach to Fine-Grain, Wafer-Scale Parallel Computing", Thesis Submitted to University of Illinois at Urbana-Champaign, Apr. 1991.
Robert W. Horst, "A Linear-Array WSI Architecture for Improved Yield and Performance", proc. Int'l Conf. on Wafer Scale Int. Jan., 1990.
Srini, Vason P., "An Architectural Comparison of Dataflow Systems", IEEE, Mar. 1986, pp. 68-88.
Arvind and Culler, David E., "Dataflow Architectures", Ann. Rev. Comput. Sci., 1986, 1:225-53.
Nikhil, R. S. and Arvind, "Can dataflow subsume von Neumann Computing?", MIT Lab. for Comp. Science, 1989, pp. 262-272.
Papadopoulos & Culler, "Monsoon: an Explicit Token-Store Architecture", IEEE, 1990, pp. 82-91.
Borker, Shekhar, et al., "Supporting Systolic and Memory Communication in iWarp", 17th Int'l Symp. on Computer Architecture, May 1990, pp. 1-40.
Bowler Alyssa H.
Nguyen D.
Tandem Computers Incorporated
LandOfFree
Method and apparatus for executing tasks by following a linked l does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for executing tasks by following a linked l, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for executing tasks by following a linked l will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2386003