Boots – shoes – and leggings
Patent
1992-07-02
1993-05-25
Dixon, Joseph L.
Boots, shoes, and leggings
395550, 395725, 364DIG1, G06F 1314
Patent
active
052147657
ABSTRACT:
A primary, a secondary, and a tertiary cache, and a floating point pipeline having optimized complimentary characteristics are provided to a computer system for executing floating point instructions. The primary cache is direct mapped and having n.sub.1 cache lines, each having a cache line size of m.sub.1 floating point data word(s) and an access time of t.sub.1 clock cycle(s), where m.sub.1 and t.sub.1 are both small integer greater than or equal to 1. The secondary cache is fully associative having n.sub.2 cache lines, each having a cache line size of m.sub.2 floating point data words and an access time of t.sub.2 clock cycles, where n.sub.2 is a small integer, m.sub.2 is greater than m.sub.1, and t.sub.2 is a small integer greater than t.sub.1. The tertiary cache has n.sub.3 cache lines, each having a cache line size of m.sub.3 floating point data words and an access time of t.sub.3 clock cycles, where m.sub.3 is greater than m.sub.2 and t.sub.3 is a small integer greater than t.sub.2. The tertiary cache may be direct mapped or set associative. The a floating point pipeline has a fetching phase, a decoding phase, d delay phases requiring at least t.sub.1 +t.sub.2 clock cycles, and at least one floating point execution phase.
REFERENCES:
patent: 3718912 (1973-02-01), Hasbrouck et al.
patent: 4445174 (1984-04-01), Fletcher
patent: 4686621 (1987-08-01), Keeley et al.
patent: 4763294 (1988-08-01), Fong
patent: 4797814 (1989-01-01), Brenza
patent: 4823259 (1989-04-01), Aichelmann, Jr. et al.
patent: 4967351 (1990-10-01), Zmyslowski et al.
patent: 4974156 (1990-11-01), Harding et al.
patent: 4991078 (1991-02-01), Wilhelm et al.
patent: 5003462 (1991-03-01), Blaner et al.
patent: 5023776 (1991-06-01), Gregor
Conrad, et al., "A 50 MIPS (Peak) 32/64b Microprocessor" IEEE Intl. Solid-State Circuits Conf. Dig. Tech. Papers 36 ISSCC. 15 to 17 Feb. 1989, pp. 76-77 & 295.
Dixon Joseph L.
Nguyen Hiep T.
Sun Microsystems Inc.
LandOfFree
Method and apparatus for executing floating point instructions u does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for executing floating point instructions u, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for executing floating point instructions u will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-904880