Method and apparatus for executing floating point (FP) instructi

Details Method and apparatus for executing floating point (FP) instructi Method and apparatus for executing floating point (FP) instructi

1994-10-24

1996-09-24

Kim, Ken S.

Boots, shoes, and leggings

364748, 395733, 395800, G06F 938

Patent

active

055599770

ABSTRACT:
A method and apparatus for executing floating-point instruction pairs in a pipelined manner in which exceptions are predicted during an execution stage. In response to a possible exception, the execution pipeline can stall the pipeline. The floating-point pipeline and the integer pipelines are stalled in an execution stage and a decoding stage, respectively. Once stalled, the floating-point microinstructions are executed, the state of the machine is updated and then any exceptions are reported.

REFERENCES:
patent: 4879676 (1989-11-01), Hansen
patent: 5075844 (1991-12-01), Jardine et al.
patent: 5093908 (1992-03-01), Beacom et al.
patent: 5134693 (1992-07-01), Saini
patent: 5193158 (1993-03-01), Kinney et al.
patent: 5197138 (1993-03-01), Hobbs et al.
patent: 5341320 (1994-08-01), Trissel et al.
patent: 5341482 (1994-08-01), Cutler et al.

Affiliated with

Also associated with

Rating

Method and apparatus for executing floating point (FP) instructi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for executing floating point (FP) instructi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for executing floating point (FP) instructi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1947507