Method and apparatus for exception handling in pipeline processo

Details Method and apparatus for exception handling in pipeline processo Method and apparatus for exception handling in pipeline processo

1991-10-18

1993-03-09

Clark, David L.

Boots, shoes, and leggings

395800, 364DIG1, 364228, 3642286, 3642302, 3642318, 364263, 3642654, 3642656, 3642665, 3642852, G06F 938, G06F 1516

Patent

active

051931583

ABSTRACT:
Method and apparatus for sequentially executing a plurality of pipelined instruction words of a program in which each instruction has independently selectable execution cycle count latencies. After the occurrence of an exception, instructions are identified which began after the instruction that caused the exception, and which have completed execution before execution of the exception provoking instruction was inhibited. Detection of an exception causes the processor to inhibit further execution of the exception provoking instruction. Pending instructions, which have yet to complete their execution prior to the inhibition of the exception provoking instruction, are similarly inhibited from further execution. Subsequently, the exception is serviced and the exception inducing instruction is restarted for re-execution in the processor. Pending instructions are subsequently re-executed in the sequence of their occurrence at the time the exception provoking instruction caused the processor to inhibit further instruction execution. Completed instructions are not re-executed. Applicable to computing systems having a plurality of processors, of either the same or different type such as floating point and integer processors, the method and apparatus inhibits all such further execution of plural processors upon the detection of an exception in one of the processors. In processors other than the processors serving the exception, no-op instructions are executed until the processor servicing the exception causes pending instructions to be re-executed, at which time the other processors also re-execute instructions which were pending at the time further execution of the instructions was inhibited.

REFERENCES:
patent: 3654448 (1972-04-01), Hitt
patent: 3736566 (1973-05-01), Anderson et al.
patent: 4161026 (1979-07-01), Wilhite
patent: 4385365 (1983-05-01), Hashimoto et al.
patent: 4399507 (1983-08-01), Cosgrove et al.
patent: 4488228 (1984-12-01), Crudele et al.
patent: 4498136 (1985-02-01), Sproul, III
patent: 4521851 (1985-06-01), Trubisky et al.
patent: 4530052 (1985-07-01), King et al.
patent: 4541047 (1985-09-01), Wada et al.
patent: 4566103 (1986-01-01), Sato et al.
patent: 4594660 (1986-06-01), Guenthner et al.
patent: 4597044 (1986-06-01), Circello
patent: 4639886 (1987-01-01), Hashimoto et al.
patent: 4701915 (1987-10-01), Kitamura et al.
patent: 4745547 (1988-05-01), Buchholz et al.
patent: 4750112 (1988-06-01), Jones et al.
patent: 4763294 (1988-08-01), Fong
patent: 4777593 (1988-10-01), Yoshida
patent: 4782441 (1988-11-01), Inagami et al.
patent: 4783783 (1988-11-01), Nagai et al.
patent: 4797816 (1989-01-01), Uchiyama et al.
patent: 4845659 (1989-07-01), Hrusecky
patent: 4875160 (1989-10-01), Brown, III
patent: 4879676 (1989-11-01), Hansen
patent: 4893233 (1990-01-01), Denman et al.
patent: 4901233 (1990-02-01), Liptay
patent: 4903264 (1990-02-01), Talgam et al.
patent: 4914578 (1990-04-01), MacGregor et al.
patent: 4924466 (1990-05-01), Gregor et al.
patent: 4956767 (1990-09-01), Stephenson
patent: 4970641 (1990-11-01), Hester et al.
patent: 5003458 (1991-03-01), Yamaguchi et al.
patent: 5003462 (1991-03-01), Blaner et al.
patent: 5019967 (1991-05-01), Wheeler et al.
patent: 5051885 (1991-09-01), Yates, Jr. et al.
patent: 5063497 (1991-11-01), Cutler et al.
patent: 5109514 (1992-04-01), Garner et al.
patent: 5119483 (1992-06-01), Madden et al.
patent: 5134561 (1992-07-01), Liptay
Smith, James E., and Pleszkun, Andrew R., "Implementation of Precise Interrupts in Pipelined Processors," Conference Proceedings, The 12th Annual International Symposium on Computer Architecture, Boston, Ma., Jun. 17-19, 1985, pp. 36-44.

Affiliated with

Also associated with

Rating

Method and apparatus for exception handling in pipeline processo does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for exception handling in pipeline processo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for exception handling in pipeline processo will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-215523