Electrical computers and digital processing systems: interprogra – Event handling or event notification
Reexamination Certificate
2006-07-25
2006-07-25
Follansbee, John (Department: 2154)
Electrical computers and digital processing systems: interprogra
Event handling or event notification
C714S010000, C712S010000
Reexamination Certificate
active
07082610
ABSTRACT:
A method and apparatus for exception handling in a multi-processor environment are described. In an embodiment, a method for handling a number of exceptions within a processor in a multi-processing system includes receiving an exception within the processor, wherein each processor in the multi-processor system shares a same memory. The method also includes executing a number of instructions at an address within a common interrupt handling vector address space of the same memory. The number of instructions cause the processor to determine an identification of the processor based on a query that is internal to the processor. Additionally, the method includes modifying execution flow of the exception to execute an interrupt handler located within one of a number of different interrupt handling vector address spaces.
REFERENCES:
patent: 5283900 (1994-02-01), Frankel et al.
patent: 5784649 (1998-07-01), Begur et al.
patent: 5909224 (1999-06-01), Fung
patent: 5909574 (1999-06-01), Meyer
patent: 5946095 (1999-08-01), Henningsen et al.
patent: 6006247 (1999-12-01), Browning et al.
patent: 6072618 (2000-06-01), Takenaka
patent: 6085307 (2000-07-01), Evoy et al.
patent: 6167479 (2000-12-01), Hartnett et al.
patent: 6205560 (2001-03-01), Hervin et al.
patent: 6263415 (2001-07-01), Venkitakrishnan
patent: 6425039 (2002-07-01), Yoshioka et al.
patent: 6611911 (2003-08-01), O'Shea et al.
patent: 6625679 (2003-09-01), Morrison et al.
patent: 6651163 (2003-11-01), Kranich et al.
patent: 6745336 (2004-06-01), Martonosi et al.
patent: 6856616 (2005-02-01), Schuster et al.
patent: 6880086 (2005-04-01), Kidder et al.
patent: 2002/0073131 (2002-06-01), Brenner, Jr. et al.
patent: PCT/US02/15709 (2002-05-01), None
patent: PCT/US02/15709 (2002-07-01), None
Earnshaw, R.W., et al., “Challenges in Cross-Development,” IEEE Micro, pp. 28-36, Jul./Aug. 1997.
Santhanam, S., et al., “A Low-Cost, 300-MHz, RISC CPU with Attached Media Processor,” IEEE Journal of Solid-State Circuits, vol. 33, No. 11, pp. 1829-1839, Nov. 1998.
Blakely & Sokoloff, Taylor & Zafman
Follansbee John
Patel Haresh
Redback Networks Inc.
LandOfFree
Method and apparatus for exception handling in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for exception handling in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for exception handling in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3614359