Method and apparatus for estimating internal power consumption o

Details Method and apparatus for estimating internal power consumption o Method and apparatus for estimating internal power consumption o

1995-06-02

1997-12-09

Olms, Douglas W.

Boots, shoes, and leggings

364492C, 371 23, G06F 1500, G06F 1100

Patent

active

056966946

ABSTRACT:
This is a method of quickly computing the power dissipated by a digital circuit using information available at the gate library level. It estimates the short-circuit power by modeling the energy dissipated by the cell per input transition as a function of the transition time or edge rate, and multiplying that value by the number of transitions per second for that input.

REFERENCES:
patent: 4131943 (1978-12-01), Shiraogawa
patent: 4698760 (1987-10-01), Lembach et al.
patent: 4922445 (1990-05-01), Mizoue et al.
patent: 5481469 (1996-01-01), Brason et al.
patent: 5521834 (1996-05-01), Crafts et al.
Andres Yang, "Estimating Power Dissipation in YLSI", IEEE, Jul. 1994 Circuits and Devices.
Kaushik Roy, "Circuit Activity Based Logic Systems For Low Power Reliable Operations", IEEE, Dec. 1993.
J. Akita, "A Method For Reducing Power Consumption of (MOS Logic Based on Signal Tran . . ."), 1994.
R. Bryant et al., "CAD Applications of Binary Decision Diagrams", 1993, OBDD Tutorial.
Randal E. Bryant, "Final Thoughts", 1993, OBDD Tutorial.
Randal E. Bryant, "Symbolic Boolean Manipulation With Ordered Binary-Decision Diagrams", Sep. 1992, ACM Computing Surveys, vol. 24, No. 3.
A. Shen et al., "On Average Power Dissipation and Random Pattern Testability of CMOS Combinational Logic Networks".
B. Krishnamurthy et al., "Improved Techniques for Estimating Signal Probabilities", 1986, IEEE, 1986 International Test Conference.
Mehmet A. Cirit, "Estimiating Dynamic Power Consumption of CMOS Circuits" 1987, IEEE.
K. Roy et al., "Circuit Activity Based Logic Synthesis for Low Power Reliable Operations", Dec. 1993, IEEE, vol. 1, Issue 4.
A. Yang et al., "Estimating Power Dissipation in VLSI Circuits" Jul. 1993, IEEE.
M. Xakellis et al., "Statistical Esstimation of the Switching Activity in Digital Circuits" 1994, 31st ACM/IEEE Design Automation Conference.
F. Najm et al., "Power Estimation in Sequential Circuits", Jun. 1995, 32nd Design Automation Conference.
Farid N. Najm, "A Survey of Power Estimation Techniques in VLSI Circuits" 1994, IEEE.
Shin-ichi Minato, "Implicit Manipulation of Polynomials Using Zero-Suppressed EDDs", 1995, IEEE.
D. Singh et al., "Power Conscious CAD Tools and Methodologies: A Perspective", May 14, 1994.
Synopsys, Inc. "Design Compiler Family Reference Manual", Mar. 1994, Version 3.1a.
G. Hactel et al., "Probabilstic Analysis of Large Finite State Machines", 1994, 31st ACM/IEEE design Automation Conference.
C. Tsui et al., "Exact and Approximate Methods for Calculating Signal and Translation Probabilities in FSMs" 1994, 31st ACM/IEEE Design Automation Conference.
J. Monteiro et al., "A Methodology for Efficient Estimation of Switching Activity in Sequential Logic", 1994, 31st ACM/IEEE Design Automation Conference.
F. Najm et al., "Probalistic Simulation for Reliability Analysis of CMOS VLSI Circuits", Apr. 1990, IEEE vol. 9, No. 4.
A. Ghosh et al., "Estimation of Average Switching Activity in Combination and Sequential Circuits", 1992, 29th ACM/IEEE Design Automation Conference.
Farid N. Najm, "Transition Density: A New Measure of Activity in Digital Circuits", Feb. 1993, IEEE vol. 12, No. 2.
R. Burch et al., "Pattern-Independent Current Estimation for Reliability Analysis of CMOS Circuits", 1988, 25th ACM/IEEE Design Automation Conference.
Farid N. Najm, "Transition Density, A Stochastic Measure of Activity in Digital Circuits", 1991, 28th ACM/IEEE Design Automation Conference.
S. Devadas et al., "estimation of Power Dissipation in CMOS Combinational Circuits Using Boolean Function Manipulation", Mar. 1992, IEEE vol. 11, No. 3.

Affiliated with

Also associated with

Rating

Method and apparatus for estimating internal power consumption o does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for estimating internal power consumption o, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for estimating internal power consumption o will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1612857