Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
1999-04-14
2003-08-12
Jones, Hugh (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
06606587
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to the estimation of Elmore delays within circuit designs. More particularly, it relates determination of Elmore delays and a 50% point delay in a timing verifier using information relating to charges of MOS devices.
2. Discussion of the Related Art
The Elmore delay, first presented in W. C. Elmore, “The Transient Response of Damped Linear Networks with Particular Regard to Wide Band Amplifier”, Journal of Applied Physics, Volume 19, 55-63 (January 1948), has been used extensively as a measure of delay for RC interconnect and for MOS circuits. Given an RC tree, the Elmore delay is computed using an equation based upon the resistance and capacitance of different paths to a defined output.
Elmore delay calculations are used in timing verification of circuits. In designing circuits, it is important to rapidly identify circuit paths of concern. One method for identifying potential problems with a circuit design is by reviewing the timing of Elmore delays within the circuit. If certain circuit paths appear to have difficulties, then a circuit simulator can be used to check these paths for potentially necessary modifications. For effective verification, a timing verifier needs to identify critical circuit paths quickly. In order to do this, various models for determining Elmore delays have been created. In particular, a resistance and capacitance are used to approximate each MOS device within the circuit by a corresponding RC structure for the calculation of the Elmore delay. Algorithms have also been developed to compute an Elmore delay for a MOS circuit. T. M. Lynn and C. A. Mead, “Signal Delay and General RC Networks”, IEEE Transaction on Computer Aided Design, Vol. CAD-3,4, 331-349 (October 1984), and D. Martin and R. C. Rumin, “Delay Prediction from Resistance-Capacitance Model of General MOS Circuits”, IEEE Transactions on Computer Aided Design and Integrated Circuits and Systems, Vol. No. 12, 7, 997-1003 (July 1993), disclose various procedures for estimating Elmore delays for MOS devices within a circuit. In such algorithms, the resistance and capacitance models used to approximate the MOS circuit are a great source of error in computing the Elmore delay. Part of the difficulty in determining such values is that the resistance and capacitance depends upon the structure of the circuit, not solely each device itself.
In determining Elmore delays for timing verification, it is important not to miss any critical paths. Therefore, timing verifiers typically have ignored the effect of the circuit itself on the determination of the resistance and capacitance used to represent each device. Rather, timing verifiers have relied upon determinations of maximum and minimum capacitance and resistance models so that no critical paths are missed. This, however, results in highly inaccurate models and the identification of many false positives for critical paths. Each critical path identified must be further analyzed and verified using more accurate methods of circuit simulation. Therefore, the identification of many false positives results in significant time delays and additional work. Therefore, a need exists for more accurate determinations of Elmore delays within timing verifiers.
SUMMARY OF THE INVENTION
The present invention overcomes many of the deficiencies of the prior art by providing a method and apparatus for generating accurate models for Elmore delays from accurate estimates of charges. According to one aspect of the invention, performance of different circuit structures is simulated based upon characteristics of the circuit being designed to generate models for Elmore delays with different basic circuit structures. According to another aspect of the invention, models for determining Elmore delays are generated as functions of specific circuit configurations, device widths, and charges.
According to another aspect of the invention, the models for the Elmore delays are used in a timing verifier to determine critical paths within a circuit design. Specifically, the system analyzes the design of the circuit to determine a path. It then uses the appropriate model for each device to determine individual Elmore delays. Finally, the Elmore delay for each of the devices is combined to generate the Elmore delay for each path.
According to another aspect of the invention, a simulation procedure is also used for determining charges for each of the MOS devices in the circuit. As in generating Elmore delay models, simulations are run on various circuit configurations to determine charges for basic circuit structures. When the charge of the device needs to be used within the timing verifier, the appropriate model is selected.
REFERENCES:
patent: 4907180 (1990-03-01), Smith
patent: 5305229 (1994-04-01), Dhar
patent: 5313398 (1994-05-01), Rohrer et al.
patent: 5359535 (1994-10-01), Djaja et al.
patent: 5519350 (1996-05-01), Diodato et al.
patent: 5703798 (1997-12-01), Dhar
patent: 5838580 (1998-11-01), Srivatsa
patent: 5841333 (1998-11-01), Fishburn et al.
patent: 5845233 (1998-12-01), Fishburn
patent: 5875114 (1999-02-01), Kagatani et al.
patent: 5880967 (1999-03-01), Jyu et al.
patent: 6005265 (1999-12-01), Kuroda
patent: 6009248 (1999-12-01), Sato et al.
patent: 6014510 (2000-01-01), Burks et al.
patent: 6088523 (2000-07-01), Nabors et al.
patent: 6182269 (2001-01-01), Laubhan
Mu et al.; “Linearized sub-optimum method of long wire interconnects with uniform wire driver”; ISCAS '98; pp. 252-255; May 1998.*
Nagaraj et al.; “Approximate computation of signal characteristics of on-chip RC interconnect trees”; ISCAS '94; pp. 109-112; May, 1994.*
McCormick et al.; “Waveform moment methods for improved interconnection analysis”; Design Automation Conf.; pp. 406-412; Jun. 1990.*
Koide et al.; “A new performance driven placement with the Elmore delay model for row based VLSIs”; 1995 Design Automation Conf.; pp. 405-412; Aug. 1995.*
Zhu et al.; “Optimal sizing of high-speed clock networks based on distributed RC and lossy transmission line models”; ICCAD-93; pp. 628-633; Nov. 1993.*
Culetu et al.; “A practical repeater insertion method in high speed VLSI circuits”; Design Automation Conf.; pp. 392-395; Jun. 1998.*
Cong et al.; “Simultaneous driver and wire sizing for performance and power optimization”; IEEE Trans. VLSI Sys.; pp. 408-425; Dec. 1994.*
van Genderen et al.; “Reduced RC models for IC interconnections with coupling capacitances”; 1992 Proc. Design Automation; pp. 132-136; Mar. 1992.*
van Genderen et al.; “Extracting simple but accurate RC models for VLSI interconnect”; Ckts & Syst.; pp. 2351-2354; Jun 1998.*
Siomacco et al.; “parametric modeling of integrated circuit interconnections”; IEEE Trans. Ckts & Syst. II: Analog & Digital; pp. 277-382; Jun. 1992.*
Boese et al.; “Fidelity and near-optimality of Elmore-based routing constructions”; 1993 IEEE ICCD; pp. 81-84; Oct. 1993.*
Un et al.; “Calculation of delay and rise times for uniformly distributed RLC line”; 9th Mediterranean Electrotechnical Conf.; pp. 604-607; May 1998.*
Hodes et al.; “Dynamically-wiresized Elmore-based routing constructions”; ISCAS '94; pp. 463-466; May 1994.*
Kahng et al.; “An analytical delay model for RLC interconnects”; IEEE Trans. CAD of ICs; pp. 1507-1514; Dec. 1997.*
Vlach et al.; “Group delay as an estimate of delay in logic”; IEEE Trans. CAD of ICs; pp. 949-953; Jul. 1991.*
Nevine Nassif et al., “Robust Elmore Delay Models Suitable For Full Chip Timing Verification of a 600MHz CMOS Microprocessor,” ACM 35th Design Automation Conference, Jun. 1998.
H. Fair et al., Clocking Design and Analysis for a 600MHz Alpha Microprocessor, 1998 IEEE International Solid-State Circuits Conference, pp. 324-325, 398-399 and 467.
William J. Grundmann, et al. “Designing High Performance CMOS Microprocessors Using Full Custom Techniques,” ACM Design Automation Conference, 1997.
John K. Ousterhout, “A Switch-Level Timing Verifier For Digital MOS VLSI,” Copyright 1985, IEEE Transactions on Computer-Aided Design, vol. CAD-4, No. 3
Desai Madhav
Hall Dale Hayward
Nassif Nevine
LandOfFree
Method and apparatus for estimating elmore delays within... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for estimating elmore delays within..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for estimating elmore delays within... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3113498