Method and apparatus for ESD protection

Details Method and apparatus for ESD protection Method and apparatus for ESD protection

2011-08-30

2011-08-30

Jackson, Stephen W (Department: 2836)

Electricity: electrical systems and devices

Safety and protection of systems and devices

Load shunting by fault responsive means

C361S111000

Reexamination Certificate

active

08009396

ABSTRACT:
A technique that minimizes false triggering of an electrostatic discharge (ESD) protection circuit is disclosed. In an embodiment, the resistor-capacitor (RC) time constant of an ESD trigger element is reduced during normal operation minimizing the risk of false triggering. Circuit layout area is saved without the need of a timeout circuit associated with releasing a device maintaining a trigger state (i.e., a trigger latch). A RC time constant for triggering is set in an operational context according to conditions of usage and desired application of the ESD protection circuit.

REFERENCES:
patent: 5946177 (1999-08-01), Miller et al.
patent: 5978192 (1999-11-01), Young et al.
patent: 6249410 (2001-06-01), Ker et al.
patent: 6621680 (2003-09-01), Segervall
patent: 6828766 (2004-12-01), Corva et al.
patent: 6891495 (2005-05-01), Chen et al.
patent: 6965503 (2005-11-01), Connor et al.
patent: 6972939 (2005-12-01), Ho et al.
patent: 6989979 (2006-01-01), Tong et al.
patent: 7027275 (2006-04-01), Smith
patent: 7098717 (2006-08-01), Watt
patent: 7102862 (2006-09-01), Lien et al.
patent: 7295411 (2007-11-01), Arai et al.
patent: 7570468 (2009-08-01), Bernard et al.
patent: 2004/0257728 (2004-12-01), Hu
patent: 2008/0007882 (2008-01-01), Bernard et al.
patent: WO-2008/005512 (2008-01-01), None
patent: WO-2008005512 (2008-01-01), None
“International Application Serial No. PCT/US2007/15532, International Search Report mailed May 15, 2008”, 2 pgs.
“International Application Serial No. PCT/US2007/15532, Written Opinion mailed May 15, 2008”, 6 pgs.
Maloney, T., et al., “Novel Clamp Circuits for IC Power Supply Protection”,IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part C, vol. 19, No. 3, (Jul. 1996), 150-161.
“U.S. Appl. No. 11/759,337, Examiner Interview Summary mailed Mar. 30, 2009”, 2 pgs.
“U.S. Appl. No. 11/759,337, Final Office Action mailed Dec. 17, 2008”, 10 pgs.
“U.S. Appl. No. 11/759,337, Non-Final Office Action mailed May 2, 2008”, 15 pgs.
“U.S. Appl. No. 11/759,337, Notice of Allowance mailed Mar. 30, 2009”, 9 pgs.
“U.S. Appl. No. 11/759,337, Response filed Mar. 13, 2009 to Final Office Action mailed Dec. 17, 2008”, 13 pgs.
“U.S. Appl. No. 11/759,337, Response filed Aug. 29, 2008 to Non-Final Office Action mailed May 2, 2008”, 13 pgs.

Affiliated with

Also associated with

Rating

Method and apparatus for ESD protection does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for ESD protection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for ESD protection will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2652922