Method and apparatus for ensuring CPU halts during idle processi

Details Method and apparatus for ensuring CPU halts during idle processi Method and apparatus for ensuring CPU halts during idle processi

1997-02-20

1998-12-01

Ray, Gopal C.

39575005, 39575001, G06F 132

Patent

active

058451404

ABSTRACT:
A method for managing idle processing in a computer system is described. An Idle Chain Manager virtual device driver (VxD) address is registered on an idle callback chain on the computer system. An Idle Chain Manager callback function corresponding with the Idle Chain Manager VxD address is hooked with a registration service on the computer system. This allows the Idle Chain Manager callback function to intercept a request from a VxD to register a VxD idle callback address onto the idle callback chain and registers the VxD idle callback address with the Idle Chain Manager callback function. The Idle Chain Manager VxD address is called when the idle processing is required.

REFERENCES:
patent: 5355501 (1994-10-01), Gross et al.
patent: 5590342 (1996-12-01), Marisetty
patent: 5655126 (1997-08-01), Glenning
patent: 5708808 (1998-01-01), Shoichi

Affiliated with

Also associated with

Rating

Method and apparatus for ensuring CPU halts during idle processi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for ensuring CPU halts during idle processi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for ensuring CPU halts during idle processi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2402621