Patent
1993-05-06
1998-01-20
Oberley, Alvin E.
395591, 395383, G06F 1516
Patent
active
057109125
ABSTRACT:
A method and system are disclosed which allow a computer program to execute properly in object code compatible processing systems which have latencies different from those with which the program was created or compiled. This resulting compatibility of the computer program is achieved because the invention protects the precedence of operations within the computer program using latency assumptions which were used when creating the computer program. When the computer program is created, latency assumption information is efficiently provided within the computer program. Thereafter, when the computer program is executed, it is able to advise the processing system of the latency assumptions with which it was created. Various ways are described in which the processing system can utilize the latency assumptions when executing the computer program so as to ensure compatibility.
REFERENCES:
patent: 4722050 (1988-01-01), Lee et al.
patent: 4891753 (1990-01-01), Budde et al.
patent: 5021985 (1991-06-01), Hu et al.
patent: 5051940 (1991-09-01), Vassiliadis et al.
patent: 5193158 (1993-03-01), Kinney et al.
patent: 5224210 (1993-06-01), Pinedo et al.
patent: 5278967 (1994-01-01), Curran
patent: 5283873 (1994-02-01), Steely, Jr. et al.
patent: 5333284 (1994-07-01), Nugent
patent: 5420980 (1995-05-01), Pinedo et al.
Katsuno et al., "A 64-bit Floating-Point Processing Unit with a Horizontal Instruction Code for Parallel Operations", 1990, IEEE International Conference on Computer Design: VLSI in Computers and Processors, Sep. 17-19, 1990, pp. 347-350.
Uvieghara et al., "An Experimental Single-Chip Data Flow CPU", IEEE Journal of Solid-State Circuits, vol. 27, No. 1, Jan. 1992, pp. 17-28.
Yoshida et al., "A Strategy for Avoiding Pipeline Interlock Delays in a Microprocessor", 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors, Sep. 17-19, 1990, pp. 14-19.
Kuehn et al., "The Horizon Supercomputing System; Architecture and Software", IEEE Proceedings on Supercomputing '88, pp.28-34.
Draper, "Compiling on Horizon", IEEE Proceedings on Supercomputing '88, pp. 51-2.
Thistle et al., "A Processor Architecture for Horizon", IEEE Proceedings on Supercomputing '88. pp.35-41.
Rau et al., "The CYDRA 5 Stride-Insensitive Memory System", 1989 International Conference on Parallel Processing, pp. 1244-1246.
Fisher Joseph A.
Gupta Rajiv
Rau B. Ramakrishna
Schlansker Michael S.
Banankhoh Majid A.
Hewlett-Packard Co.
Oberley Alvin E.
LandOfFree
Method and apparatus for enabling a computer system to adjust fo does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for enabling a computer system to adjust fo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for enabling a computer system to adjust fo will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-733165