Data processing: software development – installation – and managem – Software program development tool – Translation of code
Reexamination Certificate
2005-01-18
2005-01-18
Das, Chameli (Department: 2122)
Data processing: software development, installation, and managem
Software program development tool
Translation of code
C717S127000, C717S128000, C717S141000, C717S151000, C711S003000, C711S113000, C711S213000, C712S228000, C712S229000, C712S237000, C718S108000
Reexamination Certificate
active
06845501
ABSTRACT:
A method for reducing cache memory misses in a computer that performs context switches between at least a first context and a second context. A First logic identifies a first prefetch region in a first memory element and a second logic identifies critical memory references within the first prefetch region during compilation of a computer program. The critical memory references within the first prefetch region correspond to data in cache memory if a context switch occurs from a process or thread associated with the second context to a process or thread associated with the first context during program execution. Third logic prefetches data associated with the identified critical memory references and stores the prefetched data in cache memory prior to a process or thread associated with the first context being resumed when a switch from the second context to the first context occurs during program execution.
REFERENCES:
patent: 3571804 (1971-03-01), Hemdal et al.
patent: 5361337 (1994-11-01), Okin
patent: 5471602 (1995-11-01), DeLano
patent: 5732242 (1998-03-01), Mowry
patent: 5742804 (1998-04-01), Yeh et al.
patent: 5761515 (1998-06-01), Barton et al.
patent: 5784711 (1998-07-01), Chi
patent: 6047363 (2000-04-01), Lewchuk
patent: 6237073 (2001-05-01), Dean et al.
patent: 6240488 (2001-05-01), Mowry
patent: 6282706 (2001-08-01), Chauvel et al.
patent: 6378023 (2002-04-01), Christie et al.
patent: 6549995 (2003-04-01), Schulz et al.
patent: 6578131 (2003-06-01), Larson et al.
patent: 6651245 (2003-11-01), Damron et al.
patent: 6732235 (2004-05-01), Krivacek et al.
Title: Automatic Compiler Techniques for Thread Coarsening for Multithreaded Architectures, author:Zoppetti et al, ACM, 2000.*
Title: The Performing Implications of Thread Management Alternatives for Shared-Memory Multiprocessors, author: Anderson et al, ACM, 1989.*
Title: Instruction Prefetching of Systems Codes with layout optimized for reduced cache misses, author: Xia et al, 1996, ACM.*
Title: The effect of context switches on cache performance, Mogul et al, ACM, 1991.*
Title: Reducing Multithreaded frame cache miss ratio by prefetching and working frame set scheduling, author: Choi et al, IEEE, 1996.
Dwyer Lawrence D. K. B.
Huck Jerome C.
Thompson Carol L.
Zi gler Michael L.
Das Chameli
Hewlett--Packard Development Company, L.P.
LandOfFree
Method and apparatus for enabling a compiler to reduce cache... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for enabling a compiler to reduce cache..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for enabling a compiler to reduce cache... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3393310