Method and apparatus for embedding operand synthesizing sequence

Details Method and apparatus for embedding operand synthesizing sequence Method and apparatus for embedding operand synthesizing sequence

1996-10-30

1998-06-23

Canney, Vincent P.

Excavating

G06F 1100

Patent

active

057712417

ABSTRACT:
In a conventional random test generator, instructions are generated, pushed onto a queue, and then popped off of the queue in generation order. The methods and apparatus disclosed herein provide a means of associating a delay with each generated instruction. Instructions are therefore popped off of the queue in response to their associated delay, rather than in generation order. Since the delay associated with each instruction of a synthesizing sequence (e.g., a load sequence) is randomly generated, a synthesizing sequence may be generated numerous times, yet never appear as the same sequence of instructions to a device under test. Furthermore, no register is reserved for a special purpose. As a result, the disadvantages of conventional instruction generating techniques are overcome.

REFERENCES:
patent: 4611320 (1986-09-01), Southard
patent: 5646949 (1997-07-01), Bruce, Jr. et al.

Affiliated with

Also associated with

Rating

Method and apparatus for embedding operand synthesizing sequence does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for embedding operand synthesizing sequence, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for embedding operand synthesizing sequence will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1399603