Method and apparatus for eliminating clockskew race condition er

Details Method and apparatus for eliminating clockskew race condition er Method and apparatus for eliminating clockskew race condition er

1989-10-02

1991-03-19

Safourek, Benedict V.

Pulse or digital communications

Spread spectrum

Direct sequence

371 1, 307480, H03K 1728

Patent

active

050017314

ABSTRACT:
A method and apparatus in an integrated circuit having a plurality of distinct circuit modules which eliminates undesired effects of clock skewing when a common system clock is used. The same phase of the same system clock is used by both a transmitting circuit module and a receiving circuit module when data is communicated between two circuit modules. The receiving circuit module has an input portion having a first transistor clocked by the same phase of the same system clock, a latch and a second transistor. The latch and second transistor are clocked by a complement of the same phase of the system clock.

REFERENCES:
patent: 4398155 (1983-08-01), Atwell, Jr. et al.
patent: 4426713 (1984-01-01), Shimizu et al.
patent: 4737971 (1988-04-01), Lanzafame et al.
patent: 4811364 (1989-03-01), Sager et al.
patent: 4881165 (1989-11-01), Sager et al.
patent: 4949249 (1990-08-01), Lefsky et al.

Affiliated with

Also associated with

Rating

Method and apparatus for eliminating clockskew race condition er does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for eliminating clockskew race condition er, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for eliminating clockskew race condition er will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2016434