Method and apparatus for electro-static discharge protection

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Amplitude control

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C327S112000, C327S318000, C361S056000

Reexamination Certificate

active

06545520

ABSTRACT:

BACKGROUND
1. Field
The present invention relates to electrostatic discharge (ESD) protection schemes for microelectronics and, more specifically, to biased ESD protection schemes for microelectronics.
2. Background Information
Advancements in silicon processing technologies employed to manufacture microelectronics, such as integrated circuits (ICs), may include reduction in circuit element sizes. Such reduction in circuit element sizes, which may be referred to as “scaling”, is one way the performance of microelectronic devices manufactured employing such processes may be improved. Current processing technologies have circuit element dimensions, such as transistor sizes, which are smaller than 200 nanometers (nm). Such processes are typically referred to as “deep sub-micron” processes.
However, such scaling may also result in undesired effects. For example, as circuit element sizes are reduced, or “scaled”, such circuit elements may become more susceptible to damage from electrostatic discharge (ESD) events due, at least in part, to thinner oxides and/or shallower junctions typically associated with such scaled circuit elements. An ESD event may occur, for example, when an electrically charged body comes in contact with, or in close proximity to a microelectronic device. Alternatively, an ESD event may occur when an electric charge accumulates on a microelectronic device and that microelectronic device then comes in contact with, or in close proximity to a grounded body. Of course, other situations also exist that may result in an ESD event.
Experimentation has shown that p-channel devices embodied on microelectronic components manufactured using advanced microelectronic manufacturing processes may be particularly susceptible to damage from certain types of ESD events, as compared with prior manufacturing processes. This susceptibility may be due, at least in part, to scaling in such processes and, therefore, may be exacerbated by further scaling on future manufacturing processes. Additionally, scaling may result in n-channel devices becoming more susceptible to ESD damage from snap-back events, such as those leading to secondary breakdown. Therefore, based on the foregoing, alternative schemes for ESD protection are desirable.


REFERENCES:
patent: 5345357 (1994-09-01), Pianka
patent: 5745323 (1998-04-01), English et al.
patent: 5783851 (1998-07-01), Kinoshita et al.
patent: 5825603 (1998-10-01), Parat et al.
patent: 5877927 (1999-03-01), Parat et al.
patent: 5907464 (1999-05-01), Maloney et al.
patent: 6034552 (2000-03-01), Chang et al.
patent: 6118323 (2000-09-01), Chaine et al.
patent: 6249410 (2001-06-01), Ker et al.
patent: 6369994 (2002-04-01), Voldman
S. Dabral, R. Aslett, T. Maloney, “Core Clamps for Low Voltage Technologies,” 1994 EOS/ESD Symposium Proceedings, pp. 141-149.
S. Dabral and T.J. Maloney, “Basic ESD and I/O Design,” Published by Wiley Intescience, Nov. 1998, pp. 61-63.
T.J. Maloney, “Designing Power Supply Clamps for Electrostatic Discharge Protection of Integrated Circuits,” Microelectronics Reliability, vol. 38, Issue 11, pp. 1691-1703 (Nov., 1998).
J.Smith, “An Anti-Snapback Circuit Technique for Inhibiting Parasitic Bipolar Conduction During EOS/ESD Events, ” 1999 EOS/ESD Symposium Proceedings, pp. 62-69.
T.J. Maloney, “Novel Clamp Circuits for IC Power Supply Protection,” IEEE Transactions on Components, Packaging, and Manufacturing Technology —Part C, vol. 19, No. 3 Jul. 1996, pp. 150-161.
Timothy J. Maloney and Wilson Kan, “Stacked PMOS Clamps for High Voltage Power Supply Protection,” EOS/ESD Symposium Proceeding, 1999, pp. 70-77.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for electro-static discharge protection does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for electro-static discharge protection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for electro-static discharge protection will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3035651

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.