Boots – shoes – and leggings
Patent
1986-07-25
1989-12-05
Shaw, Gareth D.
Boots, shoes, and leggings
36424341, 3642463, G06F 1300
Patent
active
048856800
ABSTRACT:
A method and apparatus for marking data that is temporarily cacheable to facilitate the efficient management of said data. A bit in the segment and/or page descriptor of the data called the marked data bit (MDB) is generated by the compiler and included in a request for data from memory by the processor in the form of a memory address and will be stored in the cache directory at a location related to the particular line of data involved. The bit is passed to the cache together with the associated real address after address translation (in the case of a real cache). when the cache controls load the address of the data in the directory it is also stored the marked data bit (MDB) in the directory with the address. When the cacheability of the temporarily cacheable data changes from cacheable to non-cacheable, a single instruction is issued to cause the cache to invalidate all marked data. When an "invalidate marked data" instruction is received, the cache controls sweep through the entire cache directory and invalidate any cache line which has the "marked data bit" set in a single pass. An extension of the invention involves using a multi-bit field rather than a single bit to provide a more versatile control of the temporary cacheability of data.
REFERENCES:
patent: 3840628 (1974-10-01), Ready
patent: 3845474 (1974-10-01), Lange et al.
patent: 3979726 (1976-09-01), Lange et al.
patent: 4173781 (1979-11-01), Cencier
patent: 4257097 (1981-03-01), Moran
patent: 4445191 (1984-04-01), York
patent: 4513367 (1985-04-01), Chan et al.
patent: 4574346 (1986-03-01), Hartung
patent: 4581702 (1986-04-01), Saroka et al.
patent: 4622631 (1986-11-01), Frank et al.
patent: 4654819 (1987-03-01), Stiffler et al.
"Tightly Coupled Multiprocessor System Speeds Memory-Access Times," appearing in Electronics, Jan. 12, 1984, pp. 164-169, by Steven J. Frank.
"Effects of Cache Coherency in Multiprocessors", IEEE Transactions on Computers, vol. C-31, No. 11, Nov. 1982, by Dubois et al., pp. 1083-1098.
"Cache Memories" by Alan Jay Smith, Computing Surveys, vol. 14, No. 3, Sep. 1982; pp. 473-477 and 504-507.
Anthony John H.
Brantley, Jr. William C.
McAuliffe Kevin P.
Norton Vern A.
Pfister Gregory F.
International Business Machines - Corporation
Kulik Paul
Schlemmer, Jr. Roy R.
Shaw Gareth D.
LandOfFree
Method and apparatus for efficiently handling temporarily cachea does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for efficiently handling temporarily cachea, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for efficiently handling temporarily cachea will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2038253