Computer graphics processing and selective visual display system – Computer graphics processing – Graph generating
Reexamination Certificate
2011-03-22
2011-03-22
Johnson, M Good (Department: 2628)
Computer graphics processing and selective visual display system
Computer graphics processing
Graph generating
C716S030000, C716S030000, C345S440000
Reexamination Certificate
active
07911466
ABSTRACT:
A timing diagram is displayed on GUI of a timing diagram editing apparatus. Numerical information indicating the repetition number for which a waveform image within the arbitrary number of clocks is repeated is received, and the repetition number is determined based on the numerical information. A sequence image is displayed on GUI by replaying the waveform image with a continuous waveform image that is formed by repeating the waveform image for the determined repetition number of times.
REFERENCES:
patent: 4188642 (1980-02-01), Morishita et al.
patent: 4870665 (1989-09-01), Vaughn
patent: 5293628 (1994-03-01), Langan et al.
patent: 5321420 (1994-06-01), Rezek et al.
patent: 5379239 (1995-01-01), Nakatani
patent: 5469544 (1995-11-01), Aatresh et al.
patent: 5576979 (1996-11-01), Lewis et al.
patent: 5745386 (1998-04-01), Wile et al.
patent: 5790435 (1998-08-01), Lewis et al.
patent: 6489735 (2002-12-01), Ten Pierick et al.
patent: 6717992 (2004-04-01), Cowie et al.
patent: 6745376 (2004-06-01), Fredrickson
patent: 6963373 (2005-11-01), Imaizumi
patent: 7013430 (2006-03-01), Jaffe
patent: 7093240 (2006-08-01), Rodi et al.
patent: 7133738 (2006-11-01), Eichhorn et al.
patent: 7194713 (2007-03-01), Iwashita
patent: 7408499 (2008-08-01), Szajnowski
patent: 2004/0032412 (2004-02-01), Odom
patent: 2006/0036983 (2006-02-01), Iwashita
patent: 63-075879 (1988-04-01), None
patent: 09-091338 (1997-04-01), None
patent: 2006-053813 (2006-02-01), None
K. Ara and K. Suzuki, “A Proposal for Transaction-Level Verification with Component Wrapper Langugage”, in 2003 IEEE/ACM Design Automation and Test in Europe Conference and Exposition, pp. 82-87, Mar. 2003.
F. Balarin and R. Passerone, “Functional Verification Methodology Based on Formal Interface Specification and Transactor Generation”, in 2006 IEEE/ACM Design Automation and Test in Europe Conference and Exposition, pp. 1013-1018, Mar. 2006.
Japanese Office Action mailed Oct. 26, 2010 issued in respect to Japanese Application No. 2006-260338.
Fujitsu Limited
Good Johnson M
Staas & Halsey , LLP
LandOfFree
Method and apparatus for editing timing diagram, and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for editing timing diagram, and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for editing timing diagram, and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2647815