Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Reexamination Certificate
2003-03-27
2004-04-20
Jeanglaude, Jean (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
C341S145000, C341S156000
Reexamination Certificate
active
06724338
ABSTRACT:
FIELD OF THE INVENTION
The present invention is generally related to comparators in pipelined analog-to-digital converters (ADCs). More particularly, the present invention is related to an apparatus and method for early comparison of the output of a pipelined ADC with an improved delay cell to generate timing control for latching the comparison result.
BACKGROUND OF THE INVENTION
Analog-to-digital converters (ADCs) can be designed as a series of concatenated pipeline stages that each process one or more bits (e.g. 1-bit, 1.5-bits, 2-bits, etc.) of the conversion process. Each pipeline stage uses a sample-and-hold type of architecture that samples an analog input signal, processes the analog input signal using switched capacitor techniques, and provides the a set of output signals that can be processed by a comparator circuit and any subsequent pipeline ADC stages. During processing, the analog input signal is typically processed according to a transfer curve that uses switched capacitor scaling. The processed quantity corresponds to the conversion of one or more of the most significant bits. The residue of the conversion is passed on to subsequent stages, where further conversion of the analog input signal is provided. All of the comparison results are combined to provide a complete conversion of the analog input signal to a quantized digital value.
REFERENCES:
patent: 5392045 (1995-02-01), Yee
patent: 5483184 (1996-01-01), Kuo
patent: 5559473 (1996-09-01), Anderson et al.
patent: 5861831 (1999-01-01), Murden et al.
patent: 5883534 (1999-03-01), Kondoh et al.
patent: 6476656 (2002-11-01), Dally et al.
Byung-Moo Min, et al. “A 69mW 10b 80MS/s Pipelined CMOS ADC,” ISSCC 2003/Session 18/NYQuinst A/D Converters/Paper 18.4,2003 IEEE International Solid-State Circuits Conference,and presentation slides, 26 pgs. (2003).
Specification Sheets, “ADC12L066 12-Bit,66 MSPS, 450 MHz Bandwidth A/D Converter with Internal Sample-and-Hold,”National Semiconductor Corporation,26 pgs. (Apr. 2002).
Specification Sheets, “ADC10080, 10-Bit, 80 MSPS, 3V, 78.6 mW A/D Converter,”National Semiconductor Corporation,18 pgs. (Jul. 2003).
Kim Peter
Min Byungmoo
Hertzberg Brett A.
Jeanglaude Jean
Merchant & Gould
National Semiconductor Corporation
LandOfFree
Method and apparatus for early comparison with a constant... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for early comparison with a constant..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for early comparison with a constant... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3247744