Method and apparatus for dynamically testing a memory within a c

Details Method and apparatus for dynamically testing a memory within a c Method and apparatus for dynamically testing a memory within a c

1995-03-01

1998-07-21

Beausoliel, Jr., Robert W.

Excavating

371 224, 371 225, 371 211, G01R 3128, G06F 1200

Patent

active

057843821

ABSTRACT:
A method and apparatus for increasing the efficiency of a dynamic read and/or write operation of a memory element within a computer system. The dynamic read and/or write operation may be performed when the computer system is in a functional mode or a test mode. The present invention may reduce the number of bits that are required to be serially shifted into a design by providing an auto-increment block. It is recognized that most multi-word access to a memory are made to sequential address locations within the memory. The auto-increment block takes advantage of this and automatically manipulates the address thereby not requiring subsequent addresses to be serially shifted into the design. Further, the control word may be stored within the design for subsequent accesses. That is, the support controller may shift a starting address and a control word into the design. The addresses for subsequent accesses may be generated by the auto-increment block, thereby only requiring that the support controller shift a data word to/from the design. This may significantly reduce the time necessary perform the subsequent read and/or write operations.

REFERENCES:
patent: 3761695 (1973-09-01), Eichelberger
patent: 4020466 (1977-04-01), Cordi et al.
patent: 4084231 (1978-04-01), Capozzi et al.
patent: 4195770 (1980-04-01), Benton et al.
patent: 4225958 (1980-09-01), Funatsu
patent: 4298929 (1981-11-01), Capozzi
patent: 4298980 (1981-11-01), Hajdu et al.
patent: 4308616 (1981-12-01), Timoc
patent: 4369511 (1983-01-01), Kimura et al.
patent: 4370749 (1983-01-01), Jones et al.
patent: 4433413 (1984-02-01), Fasang
patent: 4476431 (1984-10-01), Blum
patent: 4493077 (1985-01-01), Agrawal et al.
patent: 4513283 (1985-04-01), Leininger
patent: 4534028 (1985-08-01), Trischler
patent: 4535467 (1985-08-01), Davis et al.
patent: 4546272 (1985-10-01), Suzuki et al.
patent: 4566104 (1986-01-01), Bradshaw et al.
patent: 4580066 (1986-04-01), Berndt
patent: 4608683 (1986-08-01), Shigaki
patent: 4628217 (1986-12-01), Berndt
patent: 4646229 (1987-02-01), Boyle
patent: 4701920 (1987-10-01), Resnick et al.
patent: 4782487 (1988-11-01), Smelser
patent: 4783785 (1988-11-01), Hanta
patent: 4788684 (1988-11-01), Kawaguchi et al.
patent: 4835774 (1989-05-01), Ooshima et al.
patent: 4847519 (1989-07-01), Wahl et al.
patent: 4853843 (1989-08-01), Ecklund
patent: 4876685 (1989-10-01), Rich
patent: 4888772 (1989-12-01), Tanigawa
patent: 4903266 (1990-02-01), Hack
patent: 4969148 (1990-11-01), Nadeau-Dostie et al.
patent: 5032979 (1991-07-01), Hecht et al.
patent: 5089958 (1992-02-01), Horton et al.
patent: 5093787 (1992-03-01), Simmons
patent: 5107501 (1992-04-01), Zorian
patent: 5138619 (1992-08-01), Fasang et al.
patent: 5146573 (1992-09-01), Sato et al.
patent: 5173906 (1992-12-01), Dreibelbis et al.
patent: 5202969 (1993-04-01), Sato et al.
patent: 5222066 (1993-06-01), Grula et al.
patent: 5222224 (1993-06-01), Flynn et al.
patent: 5224101 (1993-06-01), Popyack, Jr.
patent: 5307484 (1994-04-01), Baker et al.
Kaunitz et al., "Audit Trail Compaction for Database Recovery", Communications of the ACM, vol. 27, No. 7, Jul. 1984.
Verhofstad, "Recovery Techniques for Database Systems", Computing Surveys, vol. 10, No. 2, Jun. 1978.
Blumberg et al., "High Speed Glitchless Cascade Latch with Set", IBM Technical Disclosure Bulletin, vol. 18, No. 5, Oct., 1975.
Canova et al., "LSSD Compatible D-Function Latch", IBM Technical Disclosure Bulletin, vol. 25, No. 10, Mar. 1983.
Berglund, "Level-Sensitive Scan Design Tests Chips, Boards, System, Electronics, vol. 52, No. 6, Mar. 15, 1981.
Gray et al., "The Recovery manager of the System R Database Manager", Computing Surveys, vol. 13, No. 2, Jun. 1981.

Affiliated with

Also associated with

Rating

Method and apparatus for dynamically testing a memory within a c does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for dynamically testing a memory within a c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for dynamically testing a memory within a c will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1654200