Method and apparatus for dynamic data block length adjustment

Details Method and apparatus for dynamic data block length adjustment Method and apparatus for dynamic data block length adjustment

1989-06-30

1991-06-25

Olms, Douglas W.

Multiplex communications

Wide area network

Packet switching

370 82, H04J 302, H04J 316

Patent

active

050273485

ABSTRACT:
A method and apparatus for sensing the amount of current data traffic on a high speed parallel bus, such as a Multibus II, and dynamically adjusting the allowable length of a any data block from any bus agent to optimize bus efficiency. A data transfer activity counter or similar device counts the amount of bits transferred in a predetermined sample interval, which is decoded after every sample interval and the allowable block length adjusted. The data block lengths are preselected to optimize efficiency at various average operating conditions with the further consideration that each agent has a maximum data latency time which should not be exceeded before that agent gains access to the bus.

REFERENCES:
patent: 3573852 (1971-04-01), Watson et al.
patent: 4050096 (1977-09-01), Bennett et al.
patent: 4574350 (1986-03-01), Starr
patent: 4581735 (1986-04-01), Flamm et al.
patent: 4586175 (1986-04-01), Bedard et al.
patent: 4704606 (1987-11-01), Hasley
patent: 4726018 (1988-02-01), Bux et al.
patent: 4763320 (1988-08-01), Rudolph et al.

Affiliated with

Also associated with

Rating

Method and apparatus for dynamic data block length adjustment does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for dynamic data block length adjustment, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for dynamic data block length adjustment will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1045996