Method and apparatus for dynamic conversion of computer instruct

Details Method and apparatus for dynamic conversion of computer instruct Method and apparatus for dynamic conversion of computer instruct

1996-08-27

1998-02-24

Lall, Parshotam S.

395706, 395391, 395392, G06F 945

Patent

active

057218544

ABSTRACT:
An instruction cache design which converts a sequential instruction stream into a compound format in the instruction cache. The conversion from sequential instructions to compound instructions is performed by an instruction stream interpreter unit (ISU), which is placed between the instruction cache and main memory. The conversion process is performed when an instruction cache miss occurs. Each line in the instruction cache contains a single compound instruction. The format of this compound instruction is transparent to programmers and will vary depending on the number of execution units which are to be supported.

REFERENCES:
patent: 4295193 (1981-10-01), Pomerene
patent: 4434462 (1984-02-01), Guttag et al.
patent: 4437149 (1984-03-01), Pomerene et al.
patent: 4450519 (1984-05-01), Guttag et al.
patent: 4774654 (1988-09-01), Pomerene
patent: 4833599 (1989-05-01), Colwell et al.
patent: 4860199 (1989-08-01), Langendorf et al.
patent: 4903196 (1990-02-01), Pomerene
patent: 4916652 (1990-04-01), Schwatz et al.
patent: 4920477 (1990-04-01), Colwell et al.
patent: 4942525 (1990-07-01), Shintami et al.
patent: 4943908 (1990-07-01), Emma et al.
patent: 5051885 (1991-09-01), Yates, Jr. et al.
patent: 5185868 (1993-02-01), Tran
patent: 5248628 (1993-09-01), Grobroski
patent: 5295249 (1994-03-01), Blaner et al.
patent: 5303356 (1994-04-01), Vassiliadis et al.
patent: 5442760 (1995-08-01), Rustad et al.
patent: 5450556 (1995-09-01), Slavenburg et al.
Johnson, "Superscalar Microprocessor Design", Prentice-Hall, 1991, pp. 203-213.
Johnson, "Superscalar Microprocessor Design", Prentice-Hall 1991, pp. 233-235.
Johnson, "Superscalar Microprocessor Design", Prentice-Hall 1991, pp. 25-26.
"Hardware Support for Large Atomic Units in Dynamically Scheduled Machines", Stephen W. Melvin et al, IEEE, 1988, pp. 60-63.
IBM TDB, "Nonredundant Instruction Format for Interpretive Programming Languages", vol. 17, No. 8, Jan. 1975, pp. 2353-2354.
IBM TDB, "Threaded Code Interpreter for Object Code", vol. 28, No. 10, Mar. 1986, pp. 4238-4241.
IEEE 1992, "An Efficient Resource-Constrained Global Scheduling Technique for Superscalar and VLIW Processor", S. Moon and K. Ebcioglu, pp. 55-71.
IEEE 1986, "Experiments with HPS, a Restricted Data Flow Microarchitecture for High Performance Computers", Y. Patt et al, pp. 254-258.
ACM 1985, "Critical Issues Regarding HPS, a High Performance Microarchitecture", Y. Patt et al, pp. 109-116.
Computer Society Press of the IEEE, The 14th Annual International Symposium on Computer Architecture Jun. 2-5, 1987, "Branch Folding in the CRISP Microprocessor: Reducing Branch Delay to Zero", D. R. Ditzel et al, pp. 2-9.
IBM Research Report, RC 16145 (#71759) Oct. 2, 1990, Computer Science, "Some Global Compiler Optimizations and Architectural Features for Improving Performance of Superscalars", K. Ebcioglu et al pp. 1-13.

Affiliated with

Also associated with

Rating

Method and apparatus for dynamic conversion of computer instruct does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for dynamic conversion of computer instruct, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for dynamic conversion of computer instruct will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1880762