Method and apparatus for dynamic clock gating

Details Method and apparatus for dynamic clock gating Method and apparatus for dynamic clock gating

1999-06-14

2001-05-15

Tran, Toan (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Gating

Accelerating switching

C327S544000

Reexamination Certificate

active

06232820

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to power management in a computer system; more particularly, the present invention relates to clock gating circuits.
BACKGROUND
Clock gating is a power management technique used to reduce the power consumption associated with a clock in an integrated circuit. In addition to reducing power consumption, a clock gating system should provide consistent system performance. The clock gating process is implemented by placing various logic components within the integrated circuit in an idle state whenever they are not conducting data transactions. This is accomplished by preventing a particular logic component from receiving system clock pulses (i.e., gating the system clock). Further, while in the idle state, the logic component must be accorded access to the system clock (i.e., ungating the system clock (or waking up the logic component)) whenever it is ready to receive data.
FIG. 1
is a block diagram of an exemplary clock gating circuit coupled to a logic circuit. The clock gating circuit includes a d-latch and an and-gate. The logic circuit continuously transmits a status signal to the data input of the d-latch. Whenever the logic circuit is receiving data, the status signal is transmitted to the d-latch as a logical zero. Accordingly, the and-gate is activated and a logic clock pulse (LOGIC CLK) is transmitted from the clock gating circuit to the logic circuit. LOGIC CLK, in turn, drives the data transactions conducted at the logic circuit.
Whenever the logic circuit is not receiving data that is to be acted upon by the logic circuit, the logic circuit enters a sleep state and a logic 1 is transmitted to the input of the d-latch. In this case, the and-gate, is deactivated and LOGIC CLK is gated. The logic circuit remains in the sleep state as long as the status signal remains a logical one (i.e., the logic circuit is not receiving data). However, once the logic circuit is ready to wake up, a logic 0 is transmitted to the clock gating circuit. As a result, LOGIC CLK is ungated.
The problem with typical clock gating circuits is that there is usually a one or two clock delay from the time the logic circuit enters the idle state until LOGIC CLK is actually gated. Similarly, there is a one or two clock delay from the time the logic circuit is ready to wake up before LOGIC CLK is ungated. Thus, the use of typical clock gating circuits result in inefficient clock performance since one or more clock cycles are wasted before gating and ungating the clock. Therefore, an efficient method of gating and ungating logic circuits within an integrated circuit is desired.
SUMMARY OF THE INVENTION
According to one embodiment, an integrated circuit is disclosed that includes a clock gated circuit and a clock gating circuit. The clock gating circuit immediately ungates clock signals to be received at the clock gated circuit whenever the clock gated circuit is to transition from an idle state to a non-idle state.


REFERENCES:
patent: 5603037 (1997-02-01), Aybay
patent: 5661673 (1997-08-01), Davis
patent: 5661751 (1997-08-01), Johnson

Affiliated with

Also associated with

Rating

Method and apparatus for dynamic clock gating does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for dynamic clock gating, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for dynamic clock gating will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2459579