Method and apparatus for doherty amplifier biasing

Details Method and apparatus for doherty amplifier biasing Method and apparatus for doherty amplifier biasing

2006-06-20

2006-06-20

Choe, Henry (Department: 2817)

Amplifiers

With semiconductor amplifying device

Integrated circuits

C330S296000

Reexamination Certificate

active

07064615

ABSTRACT:
Apparatus and methods are described for biasing amplifiers with multiple outputs. A semiconductor die may include a reference Field Effect Transistor (FET) integrated on the semiconductor die and coupled to an amplifier integrated on the semiconductor die. A voltage offset circuit may also be integrated on the semiconductor die for determining the voltage needed to operate the amplifier.

REFERENCES:
patent: 2210028 (1940-08-01), Doherty
patent: 4074181 (1978-02-01), Crowle
patent: 5420541 (1995-05-01), Upton et al.
patent: 5739723 (1998-04-01), Sigmon et al.
patent: 5757229 (1998-05-01), Mitzlaff
patent: 6046642 (2000-04-01), Brayton et al.
patent: 6097252 (2000-08-01), Sigmon et al.
patent: 6262629 (2001-07-01), Stengel et al.
patent: 6731173 (2004-05-01), Thompson
patent: 2003/0141933 (2003-07-01), Pengelly

Affiliated with

Also associated with

Rating

Method and apparatus for doherty amplifier biasing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for doherty amplifier biasing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for doherty amplifier biasing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3616804