Boots – shoes – and leggings
Patent
1997-01-22
1999-06-15
Teska, Kevin J.
Boots, shoes, and leggings
364490, 364491, G06F 1750
Patent
active
059128208
ABSTRACT:
A method and apparatus for distributing clock drivers within a hierarchical circuit design, wherein the clock drivers are concentrated in locations where they are actually needed rather than uniformly distributed throughout the circuit design. In an exemplary embodiment, the actual clock loads within a selected hierarchical region are determined, and a sufficient number of clock drivers are added as children objects to the selected hierarchical region. Since many placement tools may place the children objects within an outer boundary of the corresponding parent object, the clock drivers, as children objects of the selected hierarchical region, may be placed within the outer boundary of the selected hierarchical region. Accordingly, the clock drivers may be concentrated in the locations where actually needed.
REFERENCES:
patent: 4758953 (1988-07-01), Morita et al.
patent: 4831543 (1989-05-01), Mastellone
patent: 4918614 (1990-04-01), Modarres et al.
patent: 5050091 (1991-09-01), Rubin
patent: 5077676 (1991-12-01), Johnson et al.
patent: 5164908 (1992-11-01), Igarashi
patent: 5175696 (1992-12-01), Hooper et al.
patent: 5222029 (1993-06-01), Hooper et al.
patent: 5255363 (1993-10-01), Seyler
patent: 5264382 (1993-11-01), Watanable
patent: 5267175 (1993-11-01), Hooper
patent: 5341309 (1994-08-01), Kawata
patent: 5349659 (1994-09-01), Do et al.
patent: 5355317 (1994-10-01), Talbott et al.
patent: 5357440 (1994-10-01), Talbott et al.
patent: 5359523 (1994-10-01), Talbott et al.
patent: 5359537 (1994-10-01), Saucier et al.
patent: 5361357 (1994-11-01), Kionka
patent: 5398195 (1995-03-01), Kim
patent: 5406497 (1995-04-01), Altheimer et al.
patent: 5410491 (1995-04-01), Minami
patent: 5416721 (1995-05-01), Nishiyama et al.
patent: 5418733 (1995-05-01), Kamijima
patent: 5418954 (1995-05-01), Petrus
patent: 5440720 (1995-08-01), Baisuck et al.
patent: 5477466 (1995-12-01), Tripathi et al.
patent: 5483461 (1996-01-01), Lee et al.
patent: 5485396 (1996-01-01), Brasen et al.
patent: 5490266 (1996-02-01), Sturges
patent: 5490268 (1996-02-01), Matsunaga
patent: 5491640 (1996-02-01), Sharma et al.
patent: 5493508 (1996-02-01), Dangelo et al.
patent: 5638291 (1997-06-01), Li et al.
patent: 5654897 (1997-08-01), Tripathi et al.
patent: 5774371 (1998-06-01), Kawakami
patent: 5784600 (1998-07-01), Doreswamy et al.
patent: 5798935 (1998-08-01), Doreswamy et al.
Davari et al "A New Planarization Technique, Using a Combination of Rie and Chemical Mechanical Polish (CMP)," IEEE, pp. 3.4.1-3.4.4, Dec. 1989.
Cho et al. ("A buffer distribtuion algorithm for high-performance clock net optimization", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, IEEE, vol. 3, No. 1, pp. 84-98, Mar. 1995).
Chen et al. ("An algorithm for zero-skew clock tree routing with buffer insertion", IEEE Comput. Soc. Press, Proceedings of the European Design and Test Conference, Mar. 11, 1996, pp. 230-236).
Ramanathan et al. ("Clock distribution in general VLSI circuits", IEEE, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 41, No. 5, pp. 395-404, May 1994).
Wu et al. ("Effective Buffer Insertion of Clock Tree for High-Speed VLSI Circuits", Microelectronics Journal, vol. 23, No. 4, pp. 291-300, Jul. 1, 1992).
Tufte, "CML III Bipolar Standard Cell Library", Proceedings of the 1988 Bipolar Circuits and Technology Meeting, Minneapolis, Minnesota, Sep., 1988, pp. 180-182.
Kerzman Joseph P.
Rezek James E.
Rusterholz John T.
Johnson Charles A.
Kik Phallaka
Starr Mark T.
Teska Kevin J.
Unisys Corporation
LandOfFree
Method and apparatus for distributing a clock tree within a hier does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for distributing a clock tree within a hier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for distributing a clock tree within a hier will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-406822