Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2006-04-25
2006-04-25
Rao, Seema S. (Department: 2666)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S503000, C370S518000, C375S260000, C375S356000
Reexamination Certificate
active
07035269
ABSTRACT:
A method and an apparatus are provided for synchronizing clock signals in spatially distributed nodes in large, synchronous electronic, optical, optoelectronic or wireless systems, such as systems comprising arrays of microprocessors and memories, and telecommunication systems. The nodes comprise a master node and a plurality of slave nodes. The master node generates first and second identical pulse trains and propagates them to the slave nodes via a first and second propagation channels, respectively, so that a pair of pulses, one from each pulse train, arrive at each slave node substantially simultaneously, travelling in opposite directions. Each slave node generates a clock signal event in response to the substantially simultaneous arrival of each pair of pulses. The master node maintains the rate of the two pulse trains such that there are “pN” pulses in each propagation channel at any time, where “N” is the number of nodes and “p” is an integer. Adjustable delays are provided at each slave node, disposed in each propagation channel. When the pulses in the two channels do not arrive simultaneously, the slave node adjusts the delay units so as reduce differences in the arrival times of subsequent pairs of pulses. The delay units may comprise pre-delay units upstream of the detection point and post-delay unit downstream of the detection point, any increment in a pre-delay being compensated by an equal decrement in the post-delay in the same propagation channel.
REFERENCES:
patent: 4411007 (1983-10-01), Rodman et al.
patent: 4539678 (1985-09-01), Ambroise et al.
patent: 4716575 (1987-12-01), Douros et al.
patent: 4977581 (1990-12-01), Cerminara
patent: 4998262 (1991-03-01), Wiggers
patent: 5058132 (1991-10-01), Li
patent: 5293626 (1994-03-01), Priest et al.
patent: 5307381 (1994-04-01), Ahuja
patent: 5317601 (1994-05-01), Riordan et al.
patent: 5327468 (1994-07-01), Edblad et al.
patent: 5361277 (1994-11-01), Grover
patent: 5499275 (1996-03-01), Kishi
patent: 5537498 (1996-07-01), Bausman et al.
patent: 5550875 (1996-08-01), Bennett
patent: 5712882 (1998-01-01), Miller
patent: 5734685 (1998-03-01), Bedell et al.
patent: 5901136 (1999-05-01), Lovelace et al.
patent: 6075832 (2000-06-01), Geannopoulos et al.
patent: 6539072 (2003-03-01), Donnelly et al.
patent: 6693985 (2004-02-01), Li et al.
“A PLL Clock Generator with 5 to 110 MHz of Lock Range for Microprocessors”, by I.A. Young, J.K. Greason, & K.L. Wong, in IEEE Journal of Solid-State Circuits, vol. 27, No. 11, Nov. 1992, pp. 1599-1606.
“Simultaneous Bidirectional Receiver Logic”, by Kanichi Ishibashi et al. in IEEE Micro, Jan.-Feb. 1999, pp. 14-18.
“Scaling Optoelectronic-VLSI Circuits into the 21st Century: A Technology Roadmap”, by A.V. Krishnamoorty & D.A. Miller, in IEEE J. of Selected Topics in Quantum Electronics, vol. 2, No. 1, Apr. 1996, pp. 55-76.
“Optical Receivers for Optoelectronic VLSI”, by T.K. Woodward, A.V. Krishnamoorthy, A.L. Lentine & L.M.F. Chirovski, in IEEE J. of Selected Topics in Quantum Electronics, vol. 2, No. 1, Apr. 1996, pp. 106-116.
“Optical Control of Distributed Actuator and Sensor Arrays” by B. Bamieh, F. Paganini and M. Dahleh, in SPIE, vol. 3323, Mar. 1998, pp. 467-478.
“Optical clock distribution to silicon chips” by B.D. Clymer and J.W. Goodman, in Optical Engineering, vol. 25, No. 10, Oct. 1986, pp. 1103-1108.
“A Synchronous Approach for Clocking VLSI Systems” by F. Anceau, in IEEE Journal of Solid-Sate Circuits, vol. SC-17, No. 1, Feb. 1982, pp. 51-56.
“Clock Distribution Using Coupled Oscillators”, by I. Galton, D.A. Towne, J.J. Rosenberg and H.T. Jensen, in IEEE, 0-7803-3073-0-96, 1996, pp. 217-220.
“The Composite Banyan Network” by S-W Seo and T-Y Feng, in IEEE Transactions on Parallel and Distributed Systems, vol. 6, No. 10, Oct. 1995, pp. 1043-1053.
Plant David Victor
Roberts Gordon Walter
Rolston David Robert Cameron
Adams Thomas
Jagannathan Melanie
McGill University
Rao Seema S.
LandOfFree
Method and apparatus for distributed synchronous clocking does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for distributed synchronous clocking, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for distributed synchronous clocking will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3534746